{"id":"https://openalex.org/W2233147800","doi":"https://doi.org/10.1145/2840807","title":"Citadel","display_name":"Citadel","publication_year":2016,"publication_date":"2016-01-06","ids":{"openalex":"https://openalex.org/W2233147800","doi":"https://doi.org/10.1145/2840807","mag":"2233147800"},"language":"en","primary_location":{"id":"doi:10.1145/2840807","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2840807","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2840807&type=pdf","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=2840807&type=pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053993126","display_name":"Prashant J. Nair","orcid":"https://orcid.org/0000-0002-1732-4314"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prashant J. Nair","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049757945","display_name":"David Roberts","orcid":"https://orcid.org/0000-0002-7793-6101"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"David A. Roberts","raw_affiliation_strings":["AMD Research, Advanced Micro Devices Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices Inc","institution_ids":["https://openalex.org/I4210137977","https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082772077","display_name":"Moinuddin K. Qureshi","orcid":"https://orcid.org/0000-0002-1314-9096"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Moinuddin K. Qureshi","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053993126"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":3.1998,"has_fulltext":true,"cited_by_count":20,"citation_normalized_percentile":{"value":0.91034043,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"12","issue":"4","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8174421787261963},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6300336122512817},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5634870529174805},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5412644147872925},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.473422110080719},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4721177816390991},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4666578471660614},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.46350377798080444},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4190525710582733},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4187315106391907},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.3431650400161743},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28444400429725647},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.25784337520599365},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23774835467338562},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.17447730898857117}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8174421787261963},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6300336122512817},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5634870529174805},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5412644147872925},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.473422110080719},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4721177816390991},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4666578471660614},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.46350377798080444},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4190525710582733},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4187315106391907},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.3431650400161743},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28444400429725647},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25784337520599365},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23774835467338562},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.17447730898857117}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2840807","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2840807","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2840807&type=pdf","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/2840807","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2840807","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2840807&type=pdf","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[{"id":"https://openalex.org/G5613224033","display_name":null,"funder_award_id":"STARnet","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G6811296919","display_name":null,"funder_award_id":"C-FAR","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2233147800.pdf","grobid_xml":"https://content.openalex.org/works/W2233147800.grobid-xml"},"referenced_works_count":33,"referenced_works":["https://openalex.org/W1534925464","https://openalex.org/W1569954973","https://openalex.org/W1830381302","https://openalex.org/W1941880258","https://openalex.org/W1977467261","https://openalex.org/W1998791759","https://openalex.org/W2010009884","https://openalex.org/W2016979414","https://openalex.org/W2036853599","https://openalex.org/W2040379684","https://openalex.org/W2060397112","https://openalex.org/W2085936544","https://openalex.org/W2089344916","https://openalex.org/W2094127360","https://openalex.org/W2103498248","https://openalex.org/W2107304970","https://openalex.org/W2122249806","https://openalex.org/W2124414146","https://openalex.org/W2126716774","https://openalex.org/W2133066652","https://openalex.org/W2139766816","https://openalex.org/W2142391126","https://openalex.org/W2142812297","https://openalex.org/W2150196852","https://openalex.org/W2161197576","https://openalex.org/W2169875292","https://openalex.org/W2200867656","https://openalex.org/W2474451066","https://openalex.org/W3004493283","https://openalex.org/W4230104114","https://openalex.org/W4238002809","https://openalex.org/W4245880889","https://openalex.org/W4253600620"],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W3021597805","https://openalex.org/W2047684617","https://openalex.org/W1975698617","https://openalex.org/W2782503170","https://openalex.org/W3048967625","https://openalex.org/W2934889147","https://openalex.org/W4243576563","https://openalex.org/W2565280077","https://openalex.org/W4321458411"],"abstract_inverted_index":{"Stacked":[0],"memory":[1,17,22,37,75,114,119,141,149,198],"modules":[2,18],"are":[3,39],"likely":[4],"to":[5,41,47,64,121,226],"be":[6],"tightly":[7],"integrated":[8],"with":[9,212],"the":[10,26,29,74,83,118,147,228,233],"processor.":[11],"It":[12],"is":[13],"vital":[14],"that":[15,53,81,116,219],"these":[16],"operate":[19],"reliably,":[20],"as":[21,61],"failure":[23,43],"can":[24,54,162,174,190],"require":[25],"replacement":[27],"of":[28,58,156],"entire":[30,229],"socket.":[31],"To":[32,67],"make":[33],"matters":[34],"worse,":[35],"stacked":[36,148],"designs":[38],"susceptible":[40],"newer":[42],"modes":[44],"(e.g.,":[45],"due":[46],"faulty":[48,165,168,197],"through-silicon":[49],"vias,":[50],"or":[51,205],"TSVs)":[52],"cause":[55],"large":[56],"portions":[57],"memory,":[59],"such":[60,95],"a":[62,86,112,137,202,207],"bank,":[63,235],"become":[65],"faulty.":[66],"avoid":[68],"data":[69,84,214],"loss":[70],"from":[71,151],"large-granularity":[72,152],"failures,":[73,177,179],"system":[76,120,142,150],"may":[77],"use":[78],"symbol-based":[79],"codes":[80],"stripe":[82],"for":[85,215],"cache":[87,124,131,230],"line":[88,125,231],"across":[89],"several":[90],"banks":[91],"(or":[92],"channels).":[93],"Unfortunately,":[94],"data-striping":[96],"reduces":[97],"memory-level":[98],"parallelism,":[99],"causing":[100],"significant":[101],"slowdown":[102],"and":[103,139,143,167,180,183,223,236],"higher":[104,241],"power":[105,224],"consumption.":[106],"This":[107],"article":[108],"proposes":[109],"Citadel":[110,135,154,220],",":[111,160,188],"robust":[113],"architecture":[115],"allows":[117],"retain":[122],"each":[123],"within":[126,133],"one":[127],"bank.":[128],"By":[129],"retaining":[130],"lines":[132],"banks,":[134],"enables":[136],"high-performance":[138],"low-power":[140],"also":[144],"efficiently":[145],"protects":[146],"failures.":[153],"consists":[155],"three":[157],"components;":[158],"TSV-Swap":[159],"which":[161,173,189],"tolerate":[163,175],"both":[164],"data-TSVs":[166],"address-TSVs;":[169],"Tri-Dimensional":[170],"Parity":[171],"(3DP),":[172],"column":[176],"row":[178,203],"bank":[181,208],"failures;":[182],"Dynamic":[184],"Dual-Granularity":[185],"Sparing":[186],"(DDS)":[187],"mitigate":[191],"permanent":[192],"faults":[193],"by":[194],"dynamically":[195],"sparing":[196],"regions":[199],"either":[200],"at":[201,206],"granularity":[204],"granularity.":[209],"Our":[210],"evaluations":[211],"real-world":[213],"DRAM":[216],"failures":[217],"show":[218],"provides":[221,238],"performance":[222],"similar":[225],"maintaining":[227],"in":[232],"same":[234],"yet":[237],"700":[239],"\u00d7":[240],"reliability":[242],"than":[243],"ChipKill-like":[244],"ECC":[245],"codes.":[246]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2016-06-24T00:00:00"}