{"id":"https://openalex.org/W2197428652","doi":"https://doi.org/10.1145/2835512.2835513","title":"System-Level Analysis of Network Interfaces for Hierarchical MPSoCs","display_name":"System-Level Analysis of Network Interfaces for Hierarchical MPSoCs","publication_year":2015,"publication_date":"2015-12-05","ids":{"openalex":"https://openalex.org/W2197428652","doi":"https://doi.org/10.1145/2835512.2835513","mag":"2197428652"},"language":"en","primary_location":{"id":"doi:10.1145/2835512.2835513","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2835512.2835513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083762689","display_name":"Johannes Ax","orcid":"https://orcid.org/0000-0002-4943-2715"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johannes Ax","raw_affiliation_strings":["Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030195449","display_name":"Gregor Sievers","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gregor Sievers","raw_affiliation_strings":["Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049113570","display_name":"Martin Flasskamp","orcid":"https://orcid.org/0000-0003-3696-1316"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Flasskamp","raw_affiliation_strings":["Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033258629","display_name":"Wayne Kelly","orcid":"https://orcid.org/0000-0002-8554-4589"},"institutions":[{"id":"https://openalex.org/I160993911","display_name":"Queensland University of Technology","ror":"https://ror.org/03pnv4752","country_code":"AU","type":"education","lineage":["https://openalex.org/I160993911"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Wayne Kelly","raw_affiliation_strings":["Science and Engineering Faculty, Queensland University of Technology, Brisbane, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Science and Engineering Faculty, Queensland University of Technology, Brisbane, Australia","institution_ids":["https://openalex.org/I160993911"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016691715","display_name":"Thorsten Jungeblut","orcid":"https://orcid.org/0000-0001-7425-8766"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thorsten Jungeblut","raw_affiliation_strings":["Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Porrmann","raw_affiliation_strings":["Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group, CITEC, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9830843806266785},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7658243179321289},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6400140523910522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6274428367614746},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.609269917011261},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.551243007183075},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5256617665290833},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45861080288887024},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4291073977947235},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.4114396870136261},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3577020466327667},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3057400584220886},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27605217695236206},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1571274697780609}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9830843806266785},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7658243179321289},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6400140523910522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6274428367614746},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.609269917011261},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.551243007183075},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5256617665290833},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45861080288887024},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4291073977947235},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.4114396870136261},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3577020466327667},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3057400584220886},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27605217695236206},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1571274697780609},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2835512.2835513","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2835512.2835513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6269176539","display_name":null,"funder_award_id":"EXC 277","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G7986043593","display_name":null,"funder_award_id":"02PQ1022","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1568192366","https://openalex.org/W1588279747","https://openalex.org/W1917898176","https://openalex.org/W1989761046","https://openalex.org/W2043524028","https://openalex.org/W2045288795","https://openalex.org/W2048331918","https://openalex.org/W2054613700","https://openalex.org/W2078884826","https://openalex.org/W2147297520","https://openalex.org/W2170954333"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2544617286","https://openalex.org/W2106200299","https://openalex.org/W2148915962","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W1975982080","https://openalex.org/W1976012348","https://openalex.org/W2614713859"],"abstract_inverted_index":{"Network":[0],"Interfaces":[1],"(NIs)":[2],"are":[3,66],"used":[4],"in":[5,35,122],"Multiprocessor":[6],"System-on-Chips":[7],"(MPSoCs)":[8],"to":[9,12,94],"connect":[10],"CPUs":[11,92,121],"a":[13,22,45,69,88,95,105],"packet":[14],"switched":[15],"Network-on-Chip.":[16],"In":[17],"this":[18,42],"work":[19],"we":[20,99],"introduce":[21],"new":[23],"NI":[24,50,65,79],"architecture":[25],"for":[26,58,87],"our":[27],"hierarchical":[28,113],"CoreVA-MPSoC.":[29],"The":[30,38,76],"CoreVA-MPSoC":[31,89],"targets":[32],"streaming":[33,74],"applications":[34],"embedded":[36],"systems.":[37],"main":[39],"contribution":[40],"of":[41,48,63,72,85,131],"paper":[43],"is":[44],"system-level":[46],"analysis":[47],"different":[49],"configurations,":[51],"considering":[52],"both":[53],"software":[54],"and":[55,119],"hardware":[56],"costs":[57],"NoC":[59],"communication.":[60],"Different":[61],"configurations":[62],"the":[64],"compared":[67,93],"using":[68,104],"benchmark":[70],"suite":[71],"10":[73],"applications.":[75],"best":[77],"performing":[78],"configuration":[80],"shows":[81],"an":[82,129],"average":[83],"speedup":[84],"20":[86],"with":[90,115],"32":[91],"single":[96],"CPU.":[97],"Furthermore,":[98],"present":[100],"physical":[101],"implementation":[102],"results":[103],"28":[106],"nm":[107],"FD-SOI":[108],"standard":[109],"cell":[110],"technology.":[111],"A":[112],"MPSoC":[114],"8":[116],"CPU":[117],"clusters":[118],"4":[120],"each":[123],"cluster":[124],"running":[125],"at":[126],"800MHz":[127],"requires":[128],"area":[130],"4.56mm2.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}