{"id":"https://openalex.org/W2238633138","doi":"https://doi.org/10.1145/2830772.2830827","title":"Improving DRAM latency with dynamic asymmetric subarray","display_name":"Improving DRAM latency with dynamic asymmetric subarray","publication_year":2015,"publication_date":"2015-12-05","ids":{"openalex":"https://openalex.org/W2238633138","doi":"https://doi.org/10.1145/2830772.2830827","mag":"2238633138"},"language":"en","primary_location":{"id":"doi:10.1145/2830772.2830827","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2830772.2830827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Intel Corp., Hillsboro, Oregon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066376967","display_name":"Ying-Chen Lin","orcid":"https://orcid.org/0000-0002-0691-8520"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying-Chen Lin","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan ROC","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046948316","display_name":"Chia-Lin Yang","orcid":"https://orcid.org/0000-0003-0091-5027"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Lin Yang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan ROC","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.9188,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.97400915,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9635564088821411},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7774051427841187},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6910929679870605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6755856871604919},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.47245100140571594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43463587760925293},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30790141224861145},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19505298137664795},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.17841801047325134},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14258569478988647}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9635564088821411},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7774051427841187},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6910929679870605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6755856871604919},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.47245100140571594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43463587760925293},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30790141224861145},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19505298137664795},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.17841801047325134},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14258569478988647}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2830772.2830827","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2830772.2830827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"},{"id":"https://openalex.org/F4320323900","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1963998358","https://openalex.org/W1973961119","https://openalex.org/W1979866689","https://openalex.org/W2017525960","https://openalex.org/W2065132365","https://openalex.org/W2074113453","https://openalex.org/W2081250279","https://openalex.org/W2102809303","https://openalex.org/W2129513794","https://openalex.org/W2129991978","https://openalex.org/W2131413854","https://openalex.org/W2138146350","https://openalex.org/W2138661001","https://openalex.org/W2143807959","https://openalex.org/W2147539449","https://openalex.org/W2153378664","https://openalex.org/W2158620667","https://openalex.org/W2162204853","https://openalex.org/W2164586147","https://openalex.org/W2167807744","https://openalex.org/W2170257519","https://openalex.org/W2474451066","https://openalex.org/W3005403948","https://openalex.org/W3139689176","https://openalex.org/W3147974890"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2800626838","https://openalex.org/W4386903460","https://openalex.org/W2130233920","https://openalex.org/W2080843961"],"abstract_inverted_index":{"The":[0],"evolution":[1],"of":[2,46,109],"DRAM":[3,18,57,92,111],"technology":[4],"has":[5],"been":[6,32],"driven":[7],"by":[8,65],"capacity":[9,84],"and":[10,24,52,107,125],"bandwidth":[11],"during":[12],"the":[13,44,61,71,75,105,110,123],"last":[14],"decade.":[15],"In":[16,74],"contrast,":[17],"access":[19,37,62],"latency":[20,38],"stays":[21],"relatively":[22],"constant":[23],"is":[25,115],"trending":[26],"to":[27,34,82,94,104,119],"increase.":[28],"Much":[29],"efforts":[30],"have":[31,42],"devoted":[33],"tolerate":[35],"memory":[36],"but":[39],"these":[40],"techniques":[41],"reached":[43],"point":[45],"diminishing":[47],"returns.":[48],"Having":[49],"shorter":[50],"bitline":[51],"wordline":[53],"length":[54],"in":[55],"a":[56],"device":[58],"will":[59,69],"reduce":[60],"latency.":[63,86],"However":[64],"doing":[66],"so":[67],"it":[68],"impact":[70],"array":[72],"efficiency.":[73],"mainstream":[76],"market,":[77],"manufacturers":[78],"are":[79,101],"not":[80],"willing":[81],"trade":[83],"for":[85],"Prior":[87],"works":[88],"had":[89],"proposed":[90],"hybrid-bitline":[91],"design":[93],"overcome":[95],"this":[96],"problem.":[97],"However,":[98],"those":[99],"methods":[100],"either":[102],"intrusive":[103],"circuit":[106],"layout":[108],"design,":[112],"or":[113],"there":[114],"no":[116],"direct":[117],"way":[118],"migrate":[120],"data":[121],"between":[122],"fast":[124],"slow":[126],"levels.":[127]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":6}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}