{"id":"https://openalex.org/W2256557278","doi":"https://doi.org/10.1145/2830566","title":"Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions","display_name":"Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions","publication_year":2016,"publication_date":"2016-01-28","ids":{"openalex":"https://openalex.org/W2256557278","doi":"https://doi.org/10.1145/2830566","mag":"2256557278"},"language":"en","primary_location":{"id":"doi:10.1145/2830566","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2830566","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042809860","display_name":"Mehdi Kamal","orcid":"https://orcid.org/0000-0001-7098-6440"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Kamal","raw_affiliation_strings":["University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]},{"id":"https://openalex.org/I4210146419","display_name":"Institute for Research in Fundamental Sciences","ror":"https://ror.org/04xreqs31","country_code":"IR","type":"facility","lineage":["https://openalex.org/I4210146419"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Afzali-Kusha","raw_affiliation_strings":["University of Tehran and School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tehran and School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Iran","institution_ids":["https://openalex.org/I23946033","https://openalex.org/I4210146419"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071789164","display_name":"Saeed Safari","orcid":"https://orcid.org/0000-0001-6940-591X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Saeed Safari","raw_affiliation_strings":["University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["University of Southern California, Los Angles, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angles, California","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00875197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"2","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.8841601610183716},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8760745525360107},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7916606664657593},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5925636887550354},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5775395631790161},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5382838249206543},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5195058584213257},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.47937729954719543},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4460490643978119},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.408661812543869},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3424246609210968},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2288382351398468},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10073307156562805}],"concepts":[{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.8841601610183716},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8760745525360107},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7916606664657593},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5925636887550354},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5775395631790161},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5382838249206543},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5195058584213257},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.47937729954719543},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4460490643978119},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.408661812543869},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3424246609210968},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2288382351398468},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10073307156562805},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2830566","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2830566","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W153999141","https://openalex.org/W184362337","https://openalex.org/W1500589160","https://openalex.org/W1530625153","https://openalex.org/W1595368737","https://openalex.org/W1686420892","https://openalex.org/W1975185869","https://openalex.org/W1994216113","https://openalex.org/W1999795850","https://openalex.org/W2010870306","https://openalex.org/W2011129874","https://openalex.org/W2018083960","https://openalex.org/W2024702153","https://openalex.org/W2083409181","https://openalex.org/W2101301454","https://openalex.org/W2106648230","https://openalex.org/W2113706793","https://openalex.org/W2117285153","https://openalex.org/W2122553095","https://openalex.org/W2127036509","https://openalex.org/W2129357682","https://openalex.org/W2130425536","https://openalex.org/W2135520899","https://openalex.org/W2140839100","https://openalex.org/W2150401140","https://openalex.org/W2153798176","https://openalex.org/W2154051217","https://openalex.org/W2155118152","https://openalex.org/W2160450201","https://openalex.org/W2162867065","https://openalex.org/W2165892109","https://openalex.org/W2169460227","https://openalex.org/W2607159714","https://openalex.org/W2745045259","https://openalex.org/W3150759362","https://openalex.org/W4254774981"],"related_works":["https://openalex.org/W3168383044","https://openalex.org/W4236258190","https://openalex.org/W3004436853","https://openalex.org/W2964823802","https://openalex.org/W2119690156","https://openalex.org/W4242565052","https://openalex.org/W1991670063","https://openalex.org/W2148708361","https://openalex.org/W2256557278","https://openalex.org/W2999907514"],"abstract_inverted_index":{"In":[0,147],"this":[1,68],"article,":[2],"we":[3,70,141],"investigate":[4,142],"the":[5,12,18,33,37,41,87,100,121,124,129,134,137,148,151,173,177,182,185,198,202,209,212,225],"application":[6,192],"of":[7,14,23,73,123,136,162,184,197,211,219,227],"different":[8,144,191],"techniques":[9,27,170,204],"for":[10,32,40,78,89,94],"mitigating":[11],"impact":[13,226],"process":[15,228],"variations":[16],"on":[17,49,83,133],"custom":[19,57],"functional":[20],"unit":[21],"(CFU)":[22],"extensible":[24,42,109,178,213],"processors.":[25],"The":[26,44],"include":[28],"using":[29],"extra":[30,52,91],"cycles":[31],"CFU":[34],"and":[35,106],"extending":[36],"clock":[38,53,92,116,152],"period":[39,153],"processor.":[43,81,179],"former":[45],"technique":[46],"is":[47,97,155],"based":[48],"providing":[50],"an":[51,90],"cycle":[54,93,117],"to":[55,157,217],"those":[56,218],"instructions":[58],"(CIs)":[59],"that":[60,167,201,221],"have":[61],"timing":[62,102],"yields":[63],"smaller":[64],"than":[65],"one.":[66,163],"For":[67],"purpose,":[69],"make":[71],"use":[72],"a":[74,84,114,159],"lookup":[75],"table":[76],"(LUT)":[77],"each":[79],"fabricated":[80],"Based":[82],"post-fabrication":[85],"analysis,":[86],"need":[88],"some":[95],"CIs":[96],"determined.":[98],"Consequently,":[99],"CI":[101,130],"violations":[103],"are":[104,194],"prevented,":[105],"all":[107],"manufactured":[108],"processors":[110,214],"will":[111],"work":[112],"with":[113],"predefined":[115],"time.":[118],"To":[119,180],"study":[120,199],"effect":[122],"objective":[125,145],"function":[126],"(used":[127],"during":[128],"selection":[131],"phase)":[132],"efficacy":[135],"suggested":[138,203],"architectural":[139],"technique,":[140,150],"three":[143],"functions.":[146],"second":[149],"extension":[154],"used":[156],"guarantee":[158],"design":[160],"yield":[161],"Our":[164],"results":[165],"demonstrate":[166],"combining":[168],"both":[169],"helps":[171],"increase":[172],"speedup":[174],"achieved":[175],"by":[176],"assess":[181],"efficacies":[183],"proposed":[186],"methods,":[187],"several":[188],"benchmarks":[189],"from":[190],"domains":[193],"used.":[195],"Results":[196],"reveal":[200],"provide":[205],"considerable":[206],"improvements":[207],"in":[208],"speedups":[210],"when":[215],"compared":[216],"approaches":[220],"do":[222],"not":[223],"consider":[224],"variations.":[229]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}