{"id":"https://openalex.org/W2048044823","doi":"https://doi.org/10.1145/2818950.2818986","title":"Near memory data structure rearrangement","display_name":"Near memory data structure rearrangement","publication_year":2015,"publication_date":"2015-10-05","ids":{"openalex":"https://openalex.org/W2048044823","doi":"https://doi.org/10.1145/2818950.2818986","mag":"2048044823"},"language":"en","primary_location":{"id":"doi:10.1145/2818950.2818986","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2818950.2818986","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2818986&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=2818986&type=pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043476271","display_name":"Maya Gokhale","orcid":"https://orcid.org/0000-0003-4229-5735"},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Maya Gokhale","raw_affiliation_strings":["Lawrence Livermore National, Laboratory, Livermore, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lawrence Livermore National, Laboratory, Livermore, CA","institution_ids":["https://openalex.org/I1282311441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075232489","display_name":"Scott Lloyd","orcid":null},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Lloyd","raw_affiliation_strings":["Lawrence Livermore National, Laboratory, Livermore, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lawrence Livermore National, Laboratory, Livermore, CA","institution_ids":["https://openalex.org/I1282311441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082802102","display_name":"Chris Hajas","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Hajas","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043476271"],"corresponding_institution_ids":["https://openalex.org/I1282311441"],"apc_list":null,"apc_paid":null,"fwci":3.6238,"has_fulltext":true,"cited_by_count":39,"citation_normalized_percentile":{"value":0.92892919,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8323810696601868},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6152481436729431},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6016477346420288},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5814358592033386},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5811203718185425},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5301920771598816},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5147971510887146},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.48859649896621704},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4883281886577606},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.47879013419151306},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4623177647590637},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45006904006004333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42825955152511597},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.42590299248695374},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4248323440551758},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41839566826820374},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38085252046585083},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.30278193950653076},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.23545914888381958},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.21615645289421082}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8323810696601868},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6152481436729431},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6016477346420288},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5814358592033386},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5811203718185425},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5301920771598816},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5147971510887146},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.48859649896621704},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4883281886577606},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.47879013419151306},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4623177647590637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45006904006004333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42825955152511597},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.42590299248695374},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4248323440551758},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41839566826820374},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38085252046585083},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.30278193950653076},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.23545914888381958},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.21615645289421082},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2818950.2818986","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2818950.2818986","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2818986&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:osti.gov:1236123","is_oa":true,"landing_page_url":"https://www.osti.gov/biblio/1236123","pdf_url":null,"source":{"id":"https://openalex.org/S4306402487","display_name":"OSTI OAI (U.S. Department of Energy Office of Scientific and Technical Information)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139351228","host_organization_name":"Office of Scientific and Technical Information","host_organization_lineage":["https://openalex.org/I139351228"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"doi:10.1145/2818950.2818986","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2818950.2818986","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2818986&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G4248083046","display_name":null,"funder_award_id":"No. DE-AC52-07NA27344","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"},{"id":"https://openalex.org/G4844777956","display_name":null,"funder_award_id":"DE-AC52-07NA27344","funder_id":"https://openalex.org/F4320337547","funder_display_name":"Laboratory Directed Research and Development"},{"id":"https://openalex.org/G5522089832","display_name":null,"funder_award_id":"DE-AC52-07NA27344","funder_id":"https://openalex.org/F4320338286","funder_display_name":"Lawrence Livermore National Laboratory"},{"id":"https://openalex.org/G765874931","display_name":null,"funder_award_id":"No. DE-AC52-07NA27344","funder_id":"https://openalex.org/F4320338286","funder_display_name":"Lawrence Livermore National Laboratory"},{"id":"https://openalex.org/G8374966015","display_name":null,"funder_award_id":"AC52-07NA27344","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"},{"id":"https://openalex.org/G991281326","display_name":null,"funder_award_id":"AC52-07NA27344","funder_id":"https://openalex.org/F4320338286","funder_display_name":"Lawrence Livermore National Laboratory"}],"funders":[{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320337547","display_name":"Laboratory Directed Research and Development","ror":"https://ror.org/01e41cf67"},{"id":"https://openalex.org/F4320338286","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2048044823.pdf","grobid_xml":"https://content.openalex.org/works/W2048044823.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1844274058","https://openalex.org/W1990433043","https://openalex.org/W2043548159","https://openalex.org/W2058490651","https://openalex.org/W2093524602","https://openalex.org/W2098420952","https://openalex.org/W2112547256","https://openalex.org/W2131395428","https://openalex.org/W2168434784"],"related_works":["https://openalex.org/W3021597805","https://openalex.org/W3048967625","https://openalex.org/W2753615087","https://openalex.org/W2062140197","https://openalex.org/W2564569739","https://openalex.org/W1975444747","https://openalex.org/W2770431327","https://openalex.org/W1975901677","https://openalex.org/W5673888","https://openalex.org/W1531802798"],"abstract_inverted_index":{"As":[0],"CPU":[1,129],"core":[2],"counts":[3],"continue":[4],"to":[5,31,44,87],"increase,":[6],"the":[7,57,101,120,125,128,131],"gap":[8],"between":[9,127],"compute":[10,64],"power":[11],"and":[12,20,75,112,123,130],"available":[13],"memory":[14,92,106],"bandwidth":[15,110],"has":[16],"widened.":[17],"A":[18],"larger":[19],"deeper":[21],"cache":[22],"hierarchy":[23],"benefits":[24,77],"locality-friendly":[25],"computation,":[26],"but":[27],"offers":[28],"limited":[29],"improvement":[30],"irregular,":[32],"data":[33,50,61,86,149],"intensive":[34],"applications.":[35],"In":[36],"this":[37],"work":[38],"we":[39,71],"explore":[40],"a":[41,67,143],"novel":[42],"approach":[43],"accelerating":[45],"these":[46],"applications":[47],"through":[48],"in-memory":[49,85],"restructuring.":[51],"Unlike":[52],"other":[53],"proposed":[54],"processing-in-memory":[55],"architectures,":[56],"rearrangement":[58,132],"hardware":[59,80,133],"performs":[60],"reduction,":[62],"not":[63],"offload.":[65],"Using":[66],"custom":[68],"FPGA":[69],"emulator,":[70],"quantitatively":[72],"evaluate":[73],"performance":[74],"energy":[76,113],"of":[78,139],"near-memory":[79,121],"structures":[81],"that":[82],"dynamically":[83],"restructure":[84],"cache-friendly":[88],"layout,":[89],"minimizing":[90],"wasted":[91],"bandwidth.":[93],"Our":[94],"results":[95],"on":[96],"representative":[97],"irregular":[98],"benchmarks":[99],"using":[100],"Micron":[102],"Hybrid":[103],"Memory":[104],"Cube":[105],"model":[107],"show":[108],"speedup,":[109],"savings,":[111],"reduction.":[114],"We":[115],"present":[116],"an":[117,140],"API":[118],"for":[119,147],"accelerator":[122],"describe":[124],"interaction":[126],"with":[134],"application":[135],"examples.":[136],"The":[137],"merits":[138],"SRAM":[141],"vs.":[142],"DRAM":[144],"scratchpad":[145],"buffer":[146],"rearranged":[148],"are":[150],"explored.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3}],"updated_date":"2026-05-17T08:19:37.847499","created_date":"2025-10-10T00:00:00"}