{"id":"https://openalex.org/W2013607105","doi":"https://doi.org/10.1145/2818950.2818965","title":"Implications of Memory Interference for Composed HPC Applications","display_name":"Implications of Memory Interference for Composed HPC Applications","publication_year":2015,"publication_date":"2015-10-05","ids":{"openalex":"https://openalex.org/W2013607105","doi":"https://doi.org/10.1145/2818950.2818965","mag":"2013607105"},"language":"en","primary_location":{"id":"doi:10.1145/2818950.2818965","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027985463","display_name":"Brian Kocoloski","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Brian Kocoloski","raw_affiliation_strings":["Department of Computer Science, University of Pittsburgh","Department of Computer Science, University of Pittsburgh,"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh,","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091835003","display_name":"Yuyu Zhou","orcid":"https://orcid.org/0000-0003-1765-6789"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuyu Zhou","raw_affiliation_strings":["Department of Computer Science, University of Pittsburgh","Department of Computer Science, University of Pittsburgh,"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh,","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113485085","display_name":"Bruce R. Childers","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Childers","raw_affiliation_strings":["Department of Computer Science, University of Pittsburgh","Department of Computer Science, University of Pittsburgh,"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh,","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103173050","display_name":"John R. Lange","orcid":"https://orcid.org/0000-0003-0616-7437"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Lange","raw_affiliation_strings":["Department of Computer Science, University of Pittsburgh","Department of Computer Science, University of Pittsburgh,"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh,","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027985463"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":0.6656,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73865916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.795354962348938},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7402715682983398},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.607828676700592},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5861189365386963},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5578737854957581},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5250546932220459},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.518604040145874},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4772491455078125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4654705226421356},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4550032615661621},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4300655424594879},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.423639178276062},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40170660614967346},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.32245245575904846},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.315122127532959},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.311252236366272},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3013570308685303},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2039906084537506},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.13315418362617493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.795354962348938},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7402715682983398},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.607828676700592},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5861189365386963},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5578737854957581},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5250546932220459},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.518604040145874},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4772491455078125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4654705226421356},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4550032615661621},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4300655424594879},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.423639178276062},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40170660614967346},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.32245245575904846},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.315122127532959},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.311252236366272},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3013570308685303},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2039906084537506},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.13315418362617493},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2818950.2818965","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1970466368","https://openalex.org/W1982063824","https://openalex.org/W2015673362","https://openalex.org/W2015827499","https://openalex.org/W2038867248","https://openalex.org/W2081778094","https://openalex.org/W2142875853","https://openalex.org/W2157453876","https://openalex.org/W2162838417","https://openalex.org/W2163455297","https://openalex.org/W2474451066","https://openalex.org/W4236382111"],"related_works":["https://openalex.org/W2781952239","https://openalex.org/W1848192231","https://openalex.org/W254684032","https://openalex.org/W4230333905","https://openalex.org/W2339366892","https://openalex.org/W2606565524","https://openalex.org/W1942416056","https://openalex.org/W1797968800","https://openalex.org/W2105141138","https://openalex.org/W79990711"],"abstract_inverted_index":{"The":[0],"cost":[1],"of":[2,27,60,63,87],"inter-node":[3],"I/O":[4],"and":[5,78,98,108],"data":[6],"movement":[7],"is":[8,22],"becoming":[9],"increasingly":[10],"prohibitive":[11],"for":[12,45,65,95,100],"large":[13],"scale":[14],"High":[15],"Performance":[16],"Computing":[17],"(HPC)":[18],"applications.":[19],"This":[20],"trend":[21],"leading":[23],"to":[24,105],"the":[25,37,61,69,73],"emergence":[26],"composed":[28],"in":[29,68],"situ":[30],"applications":[31],"that":[32,83],"co-locate":[33],"multiple":[34],"components":[35,42],"on":[36,110],"same":[38],"node.":[39],"However,":[40],"these":[41],"may":[43],"contend":[44],"underlying":[46],"memory":[47,70,88],"system":[48],"resources.":[49],"In":[50],"this":[51],"extended":[52],"research":[53],"abstract,":[54],"we":[55],"present":[56],"a":[57,101],"preliminary":[58],"evaluation":[59],"impacts":[62],"contention":[64,89],"shared":[66],"resources":[67],"hierarchy,":[71],"including":[72],"last":[74],"level":[75],"cache":[76],"(LLC)":[77],"DRAM":[79],"bandwidth.":[80],"We":[81],"show":[82],"even":[84],"modest":[85],"levels":[86],"can":[90],"have":[91],"substantial":[92],"performance":[93],"implications":[94],"some":[96],"benchmarks,":[97],"argue":[99],"cross":[102],"layer":[103],"approach":[104],"resource":[106],"partitioning":[107],"scheduling":[109],"future":[111],"HPC":[112],"systems.":[113]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}