{"id":"https://openalex.org/W1967915914","doi":"https://doi.org/10.1145/2818950.2818960","title":"Opportunities to Upgrade Main Memory","display_name":"Opportunities to Upgrade Main Memory","publication_year":2015,"publication_date":"2015-10-05","ids":{"openalex":"https://openalex.org/W1967915914","doi":"https://doi.org/10.1145/2818950.2818960","mag":"1967915914"},"language":"en","primary_location":{"id":"doi:10.1145/2818950.2818960","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.osti.gov/biblio/1327874","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088031796","display_name":"Dave Resnick","orcid":null},"institutions":[{"id":"https://openalex.org/I192454743","display_name":"Sandia National Laboratories California","ror":"https://ror.org/058m7ey48","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1330989302","https://openalex.org/I192454743","https://openalex.org/I198811213","https://openalex.org/I198811213","https://openalex.org/I4210104735"]},{"id":"https://openalex.org/I4210104735","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210104735"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dave Resnick","raw_affiliation_strings":["Sandia National Laboratories, Center for Computing Research, Ph: 1-505-504-5411","Sandia National Laboratories, Center for Computing Research, Ph: 1-505-504-5411#TAB#"],"affiliations":[{"raw_affiliation_string":"Sandia National Laboratories, Center for Computing Research, Ph: 1-505-504-5411","institution_ids":["https://openalex.org/I4210104735"]},{"raw_affiliation_string":"Sandia National Laboratories, Center for Computing Research, Ph: 1-505-504-5411#TAB#","institution_ids":["https://openalex.org/I192454743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5088031796"],"corresponding_institution_ids":["https://openalex.org/I192454743","https://openalex.org/I4210104735"],"apc_list":null,"apc_paid":null,"fwci":0.9955,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75787728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7836731672286987},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7408137321472168},{"id":"https://openalex.org/keywords/terabyte","display_name":"Terabyte","score":0.6772384643554688},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.613163948059082},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5661658644676208},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5613529086112976},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5469983220100403},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5343165993690491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5183302164077759},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.49392372369766235},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.48258793354034424},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.48049986362457275},{"id":"https://openalex.org/keywords/petabyte","display_name":"Petabyte","score":0.4579658806324005},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4384536147117615},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.43733227252960205},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.4233320653438568},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4180849492549896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40362197160720825},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3871919512748718},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3456451892852783},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.2858582139015198},{"id":"https://openalex.org/keywords/big-data","display_name":"Big data","score":0.09368979930877686}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7836731672286987},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7408137321472168},{"id":"https://openalex.org/C199683683","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Terabyte","level":2,"score":0.6772384643554688},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.613163948059082},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5661658644676208},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5613529086112976},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5469983220100403},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5343165993690491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5183302164077759},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.49392372369766235},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.48258793354034424},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.48049986362457275},{"id":"https://openalex.org/C13600138","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Petabyte","level":3,"score":0.4579658806324005},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4384536147117615},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.43733227252960205},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.4233320653438568},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4180849492549896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40362197160720825},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3871919512748718},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3456451892852783},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2858582139015198},{"id":"https://openalex.org/C75684735","wikidata":"https://www.wikidata.org/wiki/Q858810","display_name":"Big data","level":2,"score":0.09368979930877686}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2818950.2818960","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:osti.gov:1327874","is_oa":true,"landing_page_url":"https://www.osti.gov/biblio/1327874","pdf_url":null,"source":{"id":"https://openalex.org/S4306402487","display_name":"OSTI OAI (U.S. Department of Energy Office of Scientific and Technical Information)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139351228","host_organization_name":"Office of Scientific and Technical Information","host_organization_lineage":["https://openalex.org/I139351228"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:osti.gov:1327874","is_oa":true,"landing_page_url":"https://www.osti.gov/biblio/1327874","pdf_url":null,"source":{"id":"https://openalex.org/S4306402487","display_name":"OSTI OAI (U.S. Department of Energy Office of Scientific and Technical Information)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139351228","host_organization_name":"Office of Scientific and Technical Information","host_organization_lineage":["https://openalex.org/I139351228"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1983096721","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W2340699851","https://openalex.org/W1030357071","https://openalex.org/W2903040985","https://openalex.org/W1971689948","https://openalex.org/W2319558582","https://openalex.org/W2188534734","https://openalex.org/W4293159259","https://openalex.org/W1981423095","https://openalex.org/W4238754064","https://openalex.org/W2183575955"],"abstract_inverted_index":{"Hybrid":[0],"Memory":[1],"Cube":[2],"(HMC),":[3],"in":[4],"production":[5],"by":[6],"Micron":[7],"Technology,":[8],"is":[9,116],"a":[10,42],"new":[11],"DRAM":[12,93,106],"component":[13],"that":[14,65,98,112],"has":[15],"multiple":[16,53,90],"advantages":[17],"over":[18],"current":[19],"parts":[20],"including":[21,48,92],"higher":[22],"bandwidth,":[23],"lower":[24],"energy,":[25],"abstract":[26],"and":[27,32,55,62,94,126],"more":[28],"pin":[29],"efficient":[30],"interface":[31],"other":[33],"benefits.":[34],"The":[35,119],"memory":[36,50,74,78,87,102,110],"technology":[37],"can":[38,121],"be":[39,122],"used":[40],"as":[41],"base":[43],"for":[44],"even":[45,66],"further":[46],"improvements,":[47],"upgrading":[49],"scalability":[51],"to":[52],"terabytes":[54],"terabyte":[56],"per":[57,60],"second":[58],"bandwidths":[59],"processor":[61],"resilience":[63],"such":[64,111],"large":[67],"supercomputers":[68],"with":[69,105],"100s":[70],"of":[71,73,89],"petabytes":[72],"will":[75,85],"have":[76,86],"reliable":[77],"systems.":[79],"Future":[80],"systems,":[81],"from":[82],"desktops":[83],"up,":[84],"systems":[88],"levels,":[91],"non-volatile":[95],"(NAND?)":[96],"components":[97],"are":[99],"both":[100],"first-level":[101],"capabilities,":[103],"along":[104],"or":[107],"SRAM":[108],"scratch":[109],"total":[113],"data":[114],"motion":[115],"greatly":[117],"reduced.":[118],"result":[120],"improved":[123],"system":[124,128],"performance":[125],"reduced":[127],"power.":[129]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}