{"id":"https://openalex.org/W2067118671","doi":"https://doi.org/10.1145/2818950.2818954","title":"SIMT-based Logic Layers for Stacked DRAM Architectures","display_name":"SIMT-based Logic Layers for Stacked DRAM Architectures","publication_year":2015,"publication_date":"2015-10-05","ids":{"openalex":"https://openalex.org/W2067118671","doi":"https://doi.org/10.1145/2818950.2818954","mag":"2067118671"},"language":"en","primary_location":{"id":"doi:10.1145/2818950.2818954","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012725183","display_name":"Chad Kersey","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chad D. Kersey","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA 30332"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA 30332","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111855694","display_name":"Sudhakar Yalamanchili","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Yalamanchili","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA 30332"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA 30332","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000822269","display_name":"Hyesoon Kim","orcid":"https://orcid.org/0000-0002-6061-7825"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyesoon Kim","raw_affiliation_strings":["School of Computer Science, Georgia Institute of Technology, Atlanta, GA 30332"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, Georgia Institute of Technology, Atlanta, GA 30332","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012725183"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75876363,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8387463092803955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7904050350189209},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6659791469573975},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6003318428993225},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5313330888748169},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5210932493209839},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5034360289573669},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4978351593017578},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4661461412906647},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46331357955932617},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.41097328066825867},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.371315598487854},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.29637718200683594},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.27284836769104004},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2439529299736023},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19543972611427307}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8387463092803955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7904050350189209},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6659791469573975},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6003318428993225},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5313330888748169},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5210932493209839},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5034360289573669},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4978351593017578},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4661461412906647},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46331357955932617},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.41097328066825867},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.371315598487854},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.29637718200683594},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.27284836769104004},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2439529299736023},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19543972611427307},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2818950.2818954","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[{"id":"https://openalex.org/G4592796954","display_name":null,"funder_award_id":"CCF-133177","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320338291","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2040184924"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W4386903460","https://openalex.org/W1992487929","https://openalex.org/W2083934844"],"abstract_inverted_index":{"Stacked":[0],"DRAM":[1,13],"products":[2,11],"are":[3,54],"now":[4],"available,":[5],"and":[6,36,44,60],"the":[7,62],"likelihood":[8],"of":[9,38,64],"future":[10],"combining":[12],"stacks":[14],"with":[15],"custom":[16],"logic":[17],"layers":[18],"seems":[19],"high.":[20],"The":[21],"near-memory":[22],"processor":[23],"in":[24],"such":[25],"a":[26],"system":[27],"will":[28],"have":[29,68],"to":[30,57],"be":[31],"energy":[32],"efficient,":[33],"latency":[34],"tolerant,":[35],"capable":[37],"exploiting":[39],"both":[40],"high":[41,45],"memory-level":[42],"parallelism":[43],"memory":[46],"bandwidth.":[47],"We":[48],"believe":[49],"that":[50],"single-instruction-multiple-thread":[51],"(SIMT)":[52],"processors":[53],"uniquely":[55],"suited":[56],"this":[58,66],"task,":[59],"for":[61],"purpose":[63],"evaluating":[65],"claim":[67],"produced":[69],"an":[70],"FPGA-based":[71],"prototype.":[72]},"counts_by_year":[{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}