{"id":"https://openalex.org/W2065653320","doi":"https://doi.org/10.1145/2818950.2818951","title":"Interconnect-Memory Challenges for Multi-chip, Silicon Interposer Systems","display_name":"Interconnect-Memory Challenges for Multi-chip, Silicon Interposer Systems","publication_year":2015,"publication_date":"2015-10-05","ids":{"openalex":"https://openalex.org/W2065653320","doi":"https://doi.org/10.1145/2818950.2818951","mag":"2065653320"},"language":"en","primary_location":{"id":"doi:10.1145/2818950.2818951","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102835155","display_name":"Gabriel H. Loh","orcid":"https://orcid.org/0000-0002-4616-0144"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Gabriel H. Loh","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060103552","display_name":"Natalie Enright Jerger","orcid":"https://orcid.org/0000-0002-0526-2080"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Natalie Enright Jerger","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto and AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto and AMD Research, Advanced Micro Devices, Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009049858","display_name":"Ajaykumar Kannan","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ajaykumar Kannan","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087189119","display_name":"Yasuko Eckert","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yasuko Eckert","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102835155"],"corresponding_institution_ids":["https://openalex.org/I1311921367"],"apc_list":null,"apc_paid":null,"fwci":2.84034107,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.92971683,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.7782705426216125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6935045719146729},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6156941652297974},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.5389246940612793},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5213538408279419},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5088172554969788},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4939728379249573},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47682493925094604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4742887616157532},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.46110281348228455},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4325698912143707},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.41724878549575806},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4123956561088562},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3030795753002167},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2646498382091522},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1965171992778778},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.15310433506965637},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09472739696502686},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.08442685008049011}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.7782705426216125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6935045719146729},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6156941652297974},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.5389246940612793},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5213538408279419},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5088172554969788},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4939728379249573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47682493925094604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4742887616157532},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.46110281348228455},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4325698912143707},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.41724878549575806},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4123956561088562},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3030795753002167},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2646498382091522},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1965171992778778},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.15310433506965637},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09472739696502686},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.08442685008049011},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2818950.2818951","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818950.2818951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307757","display_name":"Advanced Micro Devices","ror":"https://ror.org/04kd6c783"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1983096721","https://openalex.org/W2010840089","https://openalex.org/W2023654825","https://openalex.org/W2034822545","https://openalex.org/W2043843580","https://openalex.org/W2051069263","https://openalex.org/W2060637631","https://openalex.org/W2070525241","https://openalex.org/W2092212481","https://openalex.org/W2100516830","https://openalex.org/W2106240397","https://openalex.org/W2106537813","https://openalex.org/W2107848407","https://openalex.org/W2114542420","https://openalex.org/W2129507101","https://openalex.org/W2141736089","https://openalex.org/W2144646818","https://openalex.org/W2153215457","https://openalex.org/W2154857344","https://openalex.org/W2296699588","https://openalex.org/W2467773364","https://openalex.org/W3023222859","https://openalex.org/W3148607552","https://openalex.org/W4237131533","https://openalex.org/W4292169167","https://openalex.org/W6600020421"],"related_works":["https://openalex.org/W4243618206","https://openalex.org/W2056436264","https://openalex.org/W3185952280","https://openalex.org/W4388838049","https://openalex.org/W2138825797","https://openalex.org/W3048967625","https://openalex.org/W2057867585","https://openalex.org/W2079019992","https://openalex.org/W1575240748","https://openalex.org/W2163546788"],"abstract_inverted_index":{"Silicon":[0],"interposer":[1],"technology":[2],"is":[3,44],"promising":[4],"for":[5,121,128],"large-scale":[6],"integration":[7],"of":[8,24,32,38,49,83,85],"memory":[9,20,25,39,57,88,108,124,139],"within":[10],"a":[11,22,33],"processor":[12,51,64],"package.":[13],"While":[14],"past":[15],"work":[16],"on":[17,30],"vertical,":[18],"3D-stacked":[19],"allows":[21],"stack":[23],"to":[26,132,136,140],"be":[27,42,60,90],"placed":[28],"directly":[29],"top":[31],"processor,":[34],"the":[35,47,50,63,69,72,76,80,93,101,106,118],"total":[36],"amount":[37],"that":[40],"could":[41],"integrated":[43,61,87,138],"limited":[45],"by":[46,75,105],"size":[48],"die.":[52],"With":[53],"silicon":[54],"interposers,":[55],"multiple":[56,107],"stacks":[58],"can":[59],"inside":[62],"package,":[65],"thereby":[66],"increasing":[67],"both":[68],"capacity":[70],"and":[71,126],"bandwidth":[73],"provided":[74,104],"3D":[77],"memory.":[78],"However,":[79],"full":[81,143],"potential":[82],"all":[84],"this":[86],"may":[89],"squandered":[91],"if":[92],"in-package":[94],"interconnect":[95,119],"architecture":[96],"cannot":[97],"keep":[98],"up":[99],"with":[100],"data":[102],"rates":[103],"stacks.":[109],"This":[110],"position":[111],"paper":[112],"describes":[113],"key":[114],"issues":[115],"in":[116],"providing":[117],"support":[120],"aggressive":[122],"interposer-based":[123],"integration,":[125],"argues":[127],"additional":[129],"research":[130],"efforts":[131],"address":[133],"these":[134],"challenges":[135],"enable":[137],"deliver":[141],"its":[142],"value.":[144]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}