{"id":"https://openalex.org/W1968932344","doi":"https://doi.org/10.1145/2818567.2818659","title":"Three Levels Interconnect Signaling in On-Chip High Speed SerDes Transceiver for Multi-Module SoC Communication","display_name":"Three Levels Interconnect Signaling in On-Chip High Speed SerDes Transceiver for Multi-Module SoC Communication","publication_year":2015,"publication_date":"2015-09-25","ids":{"openalex":"https://openalex.org/W1968932344","doi":"https://doi.org/10.1145/2818567.2818659","mag":"1968932344"},"language":"en","primary_location":{"id":"doi:10.1145/2818567.2818659","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818567.2818659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Sixth International Conference on Computer and Communication Technology 2015","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108259369","display_name":"Nivedita Jaiswal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nivedita Jaiswal","raw_affiliation_strings":["Dept. of Electronics and Instrumentation, S.G.S.I.T.S., 23 Park Road, Visvesvaraya Marg, Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Instrumentation, S.G.S.I.T.S., 23 Park Road, Visvesvaraya Marg, Indore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053651791","display_name":"R. S. Gamad","orcid":"https://orcid.org/0000-0002-0367-6861"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Radheshyam Gamad","raw_affiliation_strings":["Dept. of Electronics and Instrumentation, S.G.S.I.T.S., 23 Park Road, Visvesvaraya Marg, Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Instrumentation, S.G.S.I.T.S., 23 Park Road, Visvesvaraya Marg, Indore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0545835,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9128917455673218},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8030894994735718},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7433961629867554},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5626043677330017},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5519893169403076},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4474742114543915},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4427701532840729},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.435703843832016},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.42171788215637207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40999433398246765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3913128077983856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33692651987075806},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3298100233078003},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1848255693912506}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9128917455673218},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8030894994735718},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7433961629867554},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5626043677330017},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5519893169403076},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4474742114543915},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4427701532840729},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.435703843832016},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.42171788215637207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40999433398246765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3913128077983856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33692651987075806},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3298100233078003},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1848255693912506}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2818567.2818659","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2818567.2818659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Sixth International Conference on Computer and Communication Technology 2015","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1526857568","https://openalex.org/W1549445558","https://openalex.org/W1984991635","https://openalex.org/W2018180427","https://openalex.org/W2026179625","https://openalex.org/W2052968230","https://openalex.org/W2104760316","https://openalex.org/W2105029051","https://openalex.org/W2171225035","https://openalex.org/W2539022483","https://openalex.org/W3157702951"],"related_works":["https://openalex.org/W2130047965","https://openalex.org/W3145088891","https://openalex.org/W2391465108","https://openalex.org/W3087888791","https://openalex.org/W2957422867","https://openalex.org/W2288145321","https://openalex.org/W3160420002","https://openalex.org/W2382232495","https://openalex.org/W4388561953","https://openalex.org/W2289144689"],"abstract_inverted_index":{"This":[0,23,157],"paper":[1],"reports":[2],"a":[3,28,31,35,39],"new":[4],"three":[5,56,101],"levels":[6,57,102],"interconnect":[7,58,94,103,108,117,143],"signaling":[8,24,59,63,104],"system":[9,25,64,105,182],"for":[10,100],"the":[11,45,55,90,116,133,142,166,169,174,181],"On-Chip":[12],"High":[13],"Speed":[14],"SerDes":[15],"Transceiver":[16],"used":[17],"in":[18,67,132,154],"multi-module":[19],"System-on-Chip":[20],"(SoC)":[21],"communication.":[22],"consists":[26],"of":[27,47,135,176],"three-level":[29,40],"encoder,":[30],"line":[32,36,109],"driver,":[33],"interconnect,":[34],"receiver":[37],"and":[38,50,73,96,119,124,145,150,159,173],"detector.":[41],"It":[42],"also":[43],"presents":[44],"influences":[46],"Process,":[48],"Voltage":[49],"Temperature":[51,136],"(PVT)":[52],"variations":[53,92],"on":[54,93],"system.":[60],"The":[61],"proposed":[62],"is":[65,87,139],"designed":[66],"UMC":[68],"180nm":[69],"CMOS":[70],"Process":[71],"Technology":[72],"all":[74],"simulations":[75],"are":[76],"done":[77],"using":[78],"Cadence":[79],"Spectre":[80],"Simulator.":[81],"Under":[82],"different":[83],"process":[84],"corners,":[85],"it":[86,138],"observed":[88,140],"that":[89,141],"percentage":[91],"delay":[95,118,144],"total":[97,120,146],"average":[98,121,147],"power":[99,122,148],"varies":[106],"with":[107,112,127,152],"length.":[110],"Also,":[111],"supply":[113,129],"voltage":[114],"variations,":[115,137],"decreases":[123,151],"increases":[125,149],"respectively":[126],"increasing":[128],"voltage.":[130],"Finally,":[131],"case":[134,171],"increase":[153],"temperature":[155],"respectively.":[156],"design":[158,183],"results":[160],"will":[161],"provide":[162,179],"some":[163],"ideas":[164],"to":[165,178],"designer":[167],"about":[168],"worst":[170],"values":[172],"level":[175],"margins":[177],"at":[180],"level.":[184]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}