{"id":"https://openalex.org/W1980270843","doi":"https://doi.org/10.1145/2811411.2811496","title":"Rapid analysis of interprocessor communications on heterogeneous system architectures via parallel cache emulation","display_name":"Rapid analysis of interprocessor communications on heterogeneous system architectures via parallel cache emulation","publication_year":2015,"publication_date":"2015-10-09","ids":{"openalex":"https://openalex.org/W1980270843","doi":"https://doi.org/10.1145/2811411.2811496","mag":"1980270843"},"language":"en","primary_location":{"id":"doi:10.1145/2811411.2811496","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2811411.2811496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 Conference on research in adaptive and convergent systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109950474","display_name":"Jen-Jung Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jen-Jung Cheng","raw_affiliation_strings":["National Taiwan University","National Taiwan University > > > > > >"],"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University > > > > > >","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020028710","display_name":"Shih\u2010Hao Hung","orcid":"https://orcid.org/0000-0003-2043-2663"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Hao Hung","raw_affiliation_strings":["National Taiwan University","National Taiwan University > > > > > >"],"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University > > > > > >","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028732880","display_name":"Chih-Wei Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Yeh","raw_affiliation_strings":["National Taiwan University","National Taiwan University > > > > > >"],"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University > > > > > >","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109950474"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68577093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"418","last_page":"423"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8821343183517456},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7559489011764526},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.673046886920929},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5690225958824158},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5319856405258179},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4939478039741516},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4795624613761902},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.43590059876441956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4130796492099762},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39265337586402893},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.19416749477386475},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19340091943740845}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8821343183517456},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7559489011764526},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.673046886920929},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5690225958824158},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5319856405258179},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4939478039741516},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4795624613761902},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.43590059876441956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4130796492099762},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39265337586402893},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.19416749477386475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19340091943740845},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2811411.2811496","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2811411.2811496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 Conference on research in adaptive and convergent systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W1606011634","https://openalex.org/W1979527452","https://openalex.org/W2014791196","https://openalex.org/W2014898095","https://openalex.org/W2030935437","https://openalex.org/W2031858079","https://openalex.org/W2097061393","https://openalex.org/W2103742924","https://openalex.org/W2128046183","https://openalex.org/W2147657366","https://openalex.org/W2154499141","https://openalex.org/W2164264749","https://openalex.org/W2615643610","https://openalex.org/W3007272028"],"related_works":["https://openalex.org/W2337418885","https://openalex.org/W4207012101","https://openalex.org/W2167303720","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2268996566","https://openalex.org/W4256652509"],"abstract_inverted_index":{"The":[0],"recently":[1],"proposed":[2],"heterogeneous":[3],"system":[4],"architecture":[5],"(HSA)":[6],"specifications":[7],"enable":[8],"shared-memory-based":[9],"interprocessor":[10,44,87],"communications":[11,45,88],"between":[12],"CPU":[13],"cores":[14,17,36],"and":[15,24,58],"GPU":[16],"via":[18],"a":[19],"flat":[20],"coherent":[21],"address":[22],"space":[23],"memory-based":[25],"signals":[26],"to":[27,92],"reduce":[28],"explicit":[29],"data":[30],"copy":[31],"overheads.":[32],"Since":[33],"modern":[34],"CPU/GPU":[35],"are":[37,59,79],"often":[38,90],"designed":[39],"with":[40],"distributed":[41,56],"caches,":[42],"the":[43,49,55,63,75],"occur":[46],"implicitly":[47],"in":[48],"form":[50],"of":[51],"coherence":[52,76],"traffics":[53],"among":[54],"caches":[57],"hardly":[60],"noticed":[61],"by":[62],"programmers.":[64],"Although":[65],"existing":[66],"cache":[67],"simulators":[68],"such":[69],"as":[70],"GEMS":[71],"can":[72],"help":[73],"reveal":[74],"traffics,":[77],"they":[78],"extremely":[80],"slow":[81],"for":[82],"large":[83],"systems,":[84],"where":[85],"reducing":[86],"is":[89],"key":[91],"performance":[93],"optimization.":[94]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}