{"id":"https://openalex.org/W2064066670","doi":"https://doi.org/10.1145/2808414.2808420","title":"Security-Aware Design Flow for 2.5D IC Technology","display_name":"Security-Aware Design Flow for 2.5D IC Technology","publication_year":2015,"publication_date":"2015-10-06","ids":{"openalex":"https://openalex.org/W2064066670","doi":"https://doi.org/10.1145/2808414.2808420","mag":"2064066670"},"language":"en","primary_location":{"id":"doi:10.1145/2808414.2808420","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2808414.2808420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th International Workshop on Trustworthy Embedded Devices","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020319459","display_name":"Yang Xie","orcid":"https://orcid.org/0000-0001-6127-3908"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yang Xie","raw_affiliation_strings":["University of Maryland, College Park, College Park, MD, USA","University of Maryland, College Park, College Park, MD, USA;"],"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA;","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032688183","display_name":"Chongxi Bao","orcid":"https://orcid.org/0000-0002-9146-3515"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chongxi Bao","raw_affiliation_strings":["University of Maryland, College Park, College Park, MD, USA","University of Maryland, College Park, College Park, MD, USA;"],"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA;","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland, College Park, College Park, MD, USA","University of Maryland, College Park, College Park, MD, USA;"],"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA;","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020319459"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":9.3665,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.98305848,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8199923038482666},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6298344135284424},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5914840698242188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5844011306762695},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5687351226806641},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5673079490661621},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5387336611747742},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5340572595596313},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.5119436979293823},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5096187591552734},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.494384765625},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.48194313049316406},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4764319062232971},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.44740110635757446},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.43674543499946594},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4345491826534271},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.41075029969215393},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2773275077342987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24999096989631653},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.24563932418823242},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.20379170775413513},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.18885385990142822},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17482319474220276},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.1731114685535431},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10549822449684143}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8199923038482666},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6298344135284424},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5914840698242188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5844011306762695},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5687351226806641},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5673079490661621},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5387336611747742},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5340572595596313},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.5119436979293823},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5096187591552734},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.494384765625},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.48194313049316406},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4764319062232971},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.44740110635757446},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.43674543499946594},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4345491826534271},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.41075029969215393},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2773275077342987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24999096989631653},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.24563932418823242},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.20379170775413513},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.18885385990142822},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17482319474220276},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.1731114685535431},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10549822449684143},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2808414.2808420","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2808414.2808420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th International Workshop on Trustworthy Embedded Devices","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8070329747","display_name":null,"funder_award_id":"1223233","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1952517978","https://openalex.org/W1966666955","https://openalex.org/W1999039453","https://openalex.org/W2092545762","https://openalex.org/W2093405763","https://openalex.org/W2095117703","https://openalex.org/W2100740271","https://openalex.org/W2112965713","https://openalex.org/W2115394282","https://openalex.org/W2126693329","https://openalex.org/W2151668694","https://openalex.org/W2154854069","https://openalex.org/W2185926888","https://openalex.org/W6673875468","https://openalex.org/W6677360588"],"related_works":["https://openalex.org/W2583707817","https://openalex.org/W3080940989","https://openalex.org/W2304374807","https://openalex.org/W2967850598","https://openalex.org/W4287685600","https://openalex.org/W2045697850","https://openalex.org/W2253173388","https://openalex.org/W4292182797","https://openalex.org/W2128606704","https://openalex.org/W3197841175"],"abstract_inverted_index":{"The":[0,92],"increasing":[1],"trend":[2],"of":[3,40,58,98,106],"outsourced":[4],"fabrication":[5],"in":[6,51],"integrated":[7],"circuit":[8],"(IC)":[9],"supply":[10],"chain":[11],"makes":[12],"IC":[13,25,43,79,87],"designs":[14],"vulnerable":[15],"to":[16,31,48,61,81,102],"Intellectual":[17],"Property":[18],"(IP)":[19],"piracy":[20,84],"by":[21],"untrusted":[22,63],"foundries.":[23],"2.5D":[24,42,78],"technology":[26,80],"has":[27],"shown":[28],"the":[29,37,55,96,104,110],"capability":[30],"counter":[32],"this":[33,68],"threat.":[34],"By":[35],"limiting":[36],"interposer":[38],"layer":[39],"a":[41,52,72,107],"that":[44,117,130],"contains":[45],"inter-chip":[46],"connections":[47],"be":[49,149],"fabricated":[50],"trusted":[53],"foundry,":[54],"complete":[56],"exposure":[57],"original":[59,144],"design":[60,75,108,132],"an":[62],"foundry":[64],"is":[65,134],"prevented.":[66],"In":[67],"paper,":[69],"we":[70],"propose":[71],"security-aware":[73],"physical":[74],"flow":[76,133],"for":[77,136,141],"prevent":[82],"IP":[83],"based":[85,121,151],"on":[86,152],"testing":[88],"rules":[89],"and":[90,100,109,146],"metrics.":[91],"partitioning":[93],"phase":[94,112],"utilizes":[95],"concepts":[97],"controllability":[99],"observability":[101],"conceal":[103],"functionality":[105,147],"placement":[111],"generates":[113],"obfuscated":[114],"chip":[115,139],"layouts":[116,140],"can":[118],"withstand":[119],"layout-geometry":[120,153],"attacks":[122],"such":[123],"as":[124],"proximity":[125],"attack.":[126],"Simulation":[127],"results":[128],"show":[129],"our":[131],"effective":[135],"producing":[137],"secure":[138],"outsourcing":[142],"whose":[143],"netlist":[145],"cannot":[148],"reverse-engineered":[150],"information.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}