{"id":"https://openalex.org/W2132951417","doi":"https://doi.org/10.1145/2801948.2801967","title":"A CAD tool for custom magnitude comparators","display_name":"A CAD tool for custom magnitude comparators","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2132951417","doi":"https://doi.org/10.1145/2801948.2801967","mag":"2132951417"},"language":"en","primary_location":{"id":"doi:10.1145/2801948.2801967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2801948.2801967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th Panhellenic Conference on Informatics","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012272667","display_name":"Ioannis Petrousov","orcid":null},"institutions":[{"id":"https://openalex.org/I89506807","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906","country_code":"GR","type":"education","lineage":["https://openalex.org/I89506807"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Ioannis Petrousov","raw_affiliation_strings":["University of Western Macedonia, Kozani, Greece","University of Western Macedonia Kozani, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Western Macedonia, Kozani, Greece","institution_ids":["https://openalex.org/I89506807"]},{"raw_affiliation_string":"University of Western Macedonia Kozani, Greece#TAB#","institution_ids":["https://openalex.org/I89506807"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006781417","display_name":"Minas Dasygenis","orcid":"https://orcid.org/0000-0002-2180-9752"},"institutions":[{"id":"https://openalex.org/I89506807","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906","country_code":"GR","type":"education","lineage":["https://openalex.org/I89506807"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Minas Dasygenis","raw_affiliation_strings":["University of Western Macedonia, Kozani, Greece","University of Western Macedonia Kozani, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Western Macedonia, Kozani, Greece","institution_ids":["https://openalex.org/I89506807"]},{"raw_affiliation_string":"University of Western Macedonia Kozani, Greece#TAB#","institution_ids":["https://openalex.org/I89506807"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012272667"],"corresponding_institution_ids":["https://openalex.org/I89506807"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07439012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"413","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7305214405059814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7032044529914856},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5628664493560791},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5341649651527405},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5178709030151367},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.4934646189212799},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49078235030174255},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4892399311065674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4528055191040039},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.450831800699234},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4465929865837097},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.44206225872039795},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15182971954345703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14809051156044006},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1439897119998932},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.08162221312522888}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7305214405059814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7032044529914856},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5628664493560791},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5341649651527405},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5178709030151367},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.4934646189212799},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49078235030174255},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4892399311065674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4528055191040039},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.450831800699234},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4465929865837097},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.44206225872039795},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15182971954345703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14809051156044006},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1439897119998932},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.08162221312522888},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2801948.2801967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2801948.2801967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th Panhellenic Conference on Informatics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W193089420","https://openalex.org/W251605092","https://openalex.org/W1506055705","https://openalex.org/W1564380425","https://openalex.org/W1669302834","https://openalex.org/W1922832738","https://openalex.org/W1979534964","https://openalex.org/W1982972110","https://openalex.org/W1988098241","https://openalex.org/W2012150093","https://openalex.org/W2114593256","https://openalex.org/W2133156997","https://openalex.org/W2183239934","https://openalex.org/W2291614054","https://openalex.org/W2404335484","https://openalex.org/W2541238164","https://openalex.org/W2545738139","https://openalex.org/W2546618920","https://openalex.org/W2767453612"],"related_works":["https://openalex.org/W2132107645","https://openalex.org/W1578050709","https://openalex.org/W1990473394","https://openalex.org/W2163614945","https://openalex.org/W2079577172","https://openalex.org/W1514705535","https://openalex.org/W2105185821","https://openalex.org/W2964110884","https://openalex.org/W2488949405","https://openalex.org/W3181889593"],"abstract_inverted_index":{"Inarguably,":[0],"the":[1,9,16,19,24,31,41,56,69,90,127,130],"increased":[2],"system":[3,35],"complexity":[4],"of":[5,11,18,34,46,59,65,71,87,109,129],"modern":[6],"hardware,":[7],"inhibits":[8],"time-to-market":[10],"new":[12],"components":[13],"and":[14,43,125],"jeopardizes":[15],"credibility":[17],"design":[20,42,131],"team":[21],"to":[22,27,148],"meet":[23],"tough":[25],"time":[26],"market":[28],"deadlines.":[29],"In":[30],"thorny":[32],"landscape":[33],"design,":[36],"EDA":[37,66],"tools":[38,67],"that":[39,100,133],"automate":[40],"implementation":[44],"process":[45],"various":[47,107],"IP":[48,76,81,112,120],"blocks":[49,121],"are":[50,55,122],"more":[51],"than":[52],"desired;":[53],"they":[54],"foundation":[57],"stones":[58],"productivity.":[60],"One":[61,78],"very":[62,79],"important":[63,80],"class":[64],"is":[68,89],"generation":[70],"hardware":[72],"descriptions":[73,105],"for":[74,106],"popular":[75],"blocks.":[77],"block,":[82],"required":[83],"in":[84],"a":[85],"plethora":[86],"situations,":[88],"magnitude":[91,110],"comparator":[92,111],"block.":[93],"Here,":[94],"we":[95],"present":[96],"an":[97],"online":[98],"tool":[99],"can":[101],"generate":[102],"custom":[103],"HDL":[104],"bitwidths":[108],"blocks,":[113],"using":[114],"only":[115],"elementary":[116],"gates.":[117],"The":[118],"generated":[119],"vendor":[123],"neutral":[124],"leverage":[126],"capabilities":[128],"teams":[132],"require":[134],"such":[135],"descriptions.":[136],"Our":[137],"synthesized":[138],"circuits":[139],"on":[140],"Xilinx":[141],"Virtex":[142],"6":[143],"FPGA":[144],"XC6VLX760,":[145],"operate":[146],"up":[147],"351":[149],"Mhz.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}