{"id":"https://openalex.org/W2027005663","doi":"https://doi.org/10.1145/2800986.2801028","title":"System-level Design of Single-bit Sigma-Delta Modulators Based on MSA and SNR Data Graphics","display_name":"System-level Design of Single-bit Sigma-Delta Modulators Based on MSA and SNR Data Graphics","publication_year":2015,"publication_date":"2015-08-31","ids":{"openalex":"https://openalex.org/W2027005663","doi":"https://doi.org/10.1145/2800986.2801028","mag":"2027005663"},"language":"en","primary_location":{"id":"doi:10.1145/2800986.2801028","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2800986.2801028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054844530","display_name":"Raphael Viera","orcid":"https://orcid.org/0000-0002-3292-5011"},"institutions":[{"id":"https://openalex.org/I33501960","display_name":"Universidade Federal de Santa Maria","ror":"https://ror.org/01b78mz79","country_code":"BR","type":"education","lineage":["https://openalex.org/I33501960"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Raphael A. C. Viera","raw_affiliation_strings":["Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia","institution_ids":["https://openalex.org/I33501960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103645716","display_name":"Jorge de La Cruz","orcid":null},"institutions":[{"id":"https://openalex.org/I33501960","display_name":"Universidade Federal de Santa Maria","ror":"https://ror.org/01b78mz79","country_code":"BR","type":"education","lineage":["https://openalex.org/I33501960"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jorge de La Cruz","raw_affiliation_strings":["Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia","institution_ids":["https://openalex.org/I33501960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028946870","display_name":"Andr\u00e9 L. Aita","orcid":"https://orcid.org/0000-0002-7404-0174"},"institutions":[{"id":"https://openalex.org/I33501960","display_name":"Universidade Federal de Santa Maria","ror":"https://ror.org/01b78mz79","country_code":"BR","type":"education","lineage":["https://openalex.org/I33501960"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 Luiz Aita","raw_affiliation_strings":["Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia","institution_ids":["https://openalex.org/I33501960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089385245","display_name":"C\u00e9sar Augusto Prior","orcid":null},"institutions":[{"id":"https://openalex.org/I33501960","display_name":"Universidade Federal de Santa Maria","ror":"https://ror.org/01b78mz79","country_code":"BR","type":"education","lineage":["https://openalex.org/I33501960"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Cesar Augusto Prior","raw_affiliation_strings":["Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia","institution_ids":["https://openalex.org/I33501960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110203289","display_name":"Jo\u00e3o Baptista Martins","orcid":null},"institutions":[{"id":"https://openalex.org/I33501960","display_name":"Universidade Federal de Santa Maria","ror":"https://ror.org/01b78mz79","country_code":"BR","type":"education","lineage":["https://openalex.org/I33501960"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jo\u00e3o Baptista Martins","raw_affiliation_strings":["Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group (Gmicro), Federal University of Santa Maria (UFSM), Santa Maria, RS. 97105-900 - Centro de Tecnologia","institution_ids":["https://openalex.org/I33501960"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5054844530"],"corresponding_institution_ids":["https://openalex.org/I33501960"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05524819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7715613842010498},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.6929634809494019},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6807733178138733},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6216021180152893},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.48933666944503784},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.48708605766296387},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.41985467076301575},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.41838616132736206},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.39127397537231445},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3857099413871765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16918081045150757},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.11699989438056946},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1085924506187439},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.0991533100605011},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0947190523147583}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7715613842010498},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.6929634809494019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6807733178138733},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6216021180152893},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.48933666944503784},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.48708605766296387},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.41985467076301575},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.41838616132736206},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.39127397537231445},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3857099413871765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16918081045150757},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.11699989438056946},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1085924506187439},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0991533100605011},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0947190523147583},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2800986.2801028","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2800986.2801028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W89307537","https://openalex.org/W245245344","https://openalex.org/W605564925","https://openalex.org/W1493518799","https://openalex.org/W1517437021","https://openalex.org/W1588213199","https://openalex.org/W1992627164","https://openalex.org/W2052731225","https://openalex.org/W2106639044","https://openalex.org/W2130303826","https://openalex.org/W2150332051","https://openalex.org/W2167005367","https://openalex.org/W2167118625","https://openalex.org/W2174390426","https://openalex.org/W2340870620","https://openalex.org/W4238625116"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W4312814274","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2126501465"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,44,51,98],"more":[4,80,106],"comprehensive":[5],"approach":[6,22],"for":[7,32,50,97],"the":[8,58,62,65,73,105],"design":[9],"of":[10,64,71,111],"single-bit":[11],"single-loop":[12],"sigma-delta":[13],"modulators,":[14,95],"either":[15],"in":[16,109],"continuous":[17],"or":[18],"discrete-time":[19],"domain.":[20],"The":[21,38,54],"is":[23,41,48,101],"based":[24],"on":[25],"SNR":[26,74],"and":[27,35,47,75,93,114],"MSA":[28,76],"data":[29,40,55],"graphics":[30,56],"generated":[31],"second-,":[33],"third-":[34],"fourth-order":[36],"modulators.":[37],"simulated":[39],"obtained":[42],"within":[43],"Matlab/Simulink\u00ae":[45],"environment":[46],"valid":[49],"particular":[52],"topology.":[53],"help":[57],"designer":[59],"to":[60,103],"exploit":[61],"performance":[63],"topology":[66],"as":[67],"they":[68],"provide":[69],"insight":[70],"how":[72],"are":[77,85],"affected":[78],"when":[79],"aggressive":[81],"noise":[82],"transfer":[83],"functions":[84],"synthesized.":[86],"A":[87],"case":[88],"study":[89],"that":[90],"compares":[91],"second-":[92],"third-order":[94],"designed":[96],"given":[99],"application,":[100],"analyzed":[102],"find":[104],"efficient":[107],"architecture":[108],"terms":[110],"circuit":[112],"complexity":[113],"robustness":[115],"against":[116],"non-idealities.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}