{"id":"https://openalex.org/W1996984607","doi":"https://doi.org/10.1145/2800986.2801023","title":"Power-Aware Design of Electronic System Level using Interoperation of Hybrid and Distributed Simulations","display_name":"Power-Aware Design of Electronic System Level using Interoperation of Hybrid and Distributed Simulations","publication_year":2015,"publication_date":"2015-08-31","ids":{"openalex":"https://openalex.org/W1996984607","doi":"https://doi.org/10.1145/2800986.2801023","mag":"1996984607"},"language":"en","primary_location":{"id":"doi:10.1145/2800986.2801023","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2800986.2801023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065820755","display_name":"Helder F. A. Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Helder F. A. Oliveira","raw_affiliation_strings":["Fed. Univ. of Campina Grande (UFCG), Campina Grande, PB, Brazil","Fed. Univ. of Campina Grande - UFCG, Campina Grande - PB - Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fed. Univ. of Campina Grande (UFCG), Campina Grande, PB, Brazil","institution_ids":["https://openalex.org/I41455075"]},{"raw_affiliation_string":"Fed. Univ. of Campina Grande - UFCG, Campina Grande - PB - Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081680179","display_name":"Alisson V. Brito","orcid":"https://orcid.org/0000-0001-5215-443X"},"institutions":[{"id":"https://openalex.org/I169045520","display_name":"Universidade Federal da Para\u00edba","ror":"https://ror.org/00p9vpz11","country_code":"BR","type":"education","lineage":["https://openalex.org/I169045520"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alisson V. Brito","raw_affiliation_strings":["Fed. Univ. of Para\u00edba (UFPB), Jo\u00e3o Pessoa, PB, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fed. Univ. of Para\u00edba (UFPB), Jo\u00e3o Pessoa, PB, Brazil","institution_ids":["https://openalex.org/I169045520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038249802","display_name":"Elmar U. K. Melcher","orcid":"https://orcid.org/0000-0003-0560-1131"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Elmar U. K. Melcher","raw_affiliation_strings":["Fed. Univ. of Campina Grande (UFCG), Campina Grande, PB, Brazil","Fed. Univ. of Campina Grande - UFCG, Campina Grande - PB - Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fed. Univ. of Campina Grande (UFCG), Campina Grande, PB, Brazil","institution_ids":["https://openalex.org/I41455075"]},{"raw_affiliation_string":"Fed. Univ. of Campina Grande - UFCG, Campina Grande - PB - Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032756987","display_name":"Harald Bucher","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Harald Bucher","raw_affiliation_strings":["Karlsruhe Inst. of Technology (KIT), Karlsruhe, Germany","Karlsruhe Institute of Technology (KIT), Karlsruhe , Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karlsruhe Inst. of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT), Karlsruhe , Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065357514","display_name":"Joseana Mac\u00eado Fechine R\u00e9gis de Ara\u00fajo","orcid":"https://orcid.org/0000-0002-8825-2581"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Joseana M. F. R. Ara\u00fajo","raw_affiliation_strings":["Fed. Univ. of Campina Grande (UFCG), Campina Grande, PB, Brazil","Fed. Univ. of Campina Grande - UFCG, Campina Grande - PB - Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fed. Univ. of Campina Grande (UFCG), Campina Grande, PB, Brazil","institution_ids":["https://openalex.org/I41455075"]},{"raw_affiliation_string":"Fed. Univ. of Campina Grande - UFCG, Campina Grande - PB - Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074834419","display_name":"Liana Duenha","orcid":"https://orcid.org/0000-0003-2034-9472"},"institutions":[{"id":"https://openalex.org/I122558511","display_name":"Universidade Federal de Mato Grosso do Sul","ror":"https://ror.org/0366d2847","country_code":"BR","type":"education","lineage":["https://openalex.org/I122558511"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Liana Duenha","raw_affiliation_strings":["Fed. Univ. of Mato Grosso do Sul (UFMS), Campo Grande, MS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fed. Univ. of Mato Grosso do Sul (UFMS), Campo Grande, MS, Brazil","institution_ids":["https://openalex.org/I122558511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005402339","display_name":"Rodolfo Azevedo","orcid":"https://orcid.org/0000-0002-8803-0401"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rodolfo Azevedo","raw_affiliation_strings":["Univ. of Campinas (Unicamp)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Campinas (Unicamp)","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06632124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9736574292182922},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8450216054916382},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7392454147338867},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7041594982147217},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6957990527153015},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5860287547111511},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5671656131744385},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.544812023639679},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5334171652793884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5023801326751709},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.47527211904525757},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4520558714866638},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3735108971595764},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3594440817832947},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.16034623980522156},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1465575397014618},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.14391276240348816},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1204698383808136}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9736574292182922},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8450216054916382},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7392454147338867},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7041594982147217},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6957990527153015},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5860287547111511},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5671656131744385},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.544812023639679},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5334171652793884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5023801326751709},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.47527211904525757},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4520558714866638},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3735108971595764},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3594440817832947},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.16034623980522156},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1465575397014618},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.14391276240348816},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1204698383808136},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2800986.2801023","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2800986.2801023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W49043259","https://openalex.org/W373859722","https://openalex.org/W1499867464","https://openalex.org/W1970247867","https://openalex.org/W1976342643","https://openalex.org/W1984281083","https://openalex.org/W2008664717","https://openalex.org/W2024329643","https://openalex.org/W2028600299","https://openalex.org/W2082051675","https://openalex.org/W2092813650","https://openalex.org/W2094504193","https://openalex.org/W2097835475","https://openalex.org/W2121502652","https://openalex.org/W2126688599","https://openalex.org/W2137807704","https://openalex.org/W2139342246","https://openalex.org/W2155594442","https://openalex.org/W2172228800","https://openalex.org/W2187968236","https://openalex.org/W2497230668","https://openalex.org/W2615865818","https://openalex.org/W6601975512"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2170029576","https://openalex.org/W2035296141","https://openalex.org/W4247397443","https://openalex.org/W2548514518","https://openalex.org/W2790192245","https://openalex.org/W1996984607","https://openalex.org/W2059569687","https://openalex.org/W2537443402"],"abstract_inverted_index":{"Power":[0],"consumption":[1],"is":[2,28],"a":[3,45,96,115,119,130,181],"big":[4],"challenge":[5],"in":[6,11,44,95,104,125,133,145],"chip":[7],"design.":[8],"Decisions":[9],"taken":[10],"early":[12],"design":[13,38],"phases":[14],"have":[15],"large":[16,32],"impact":[17],"on":[18],"the":[19,35,41,50,137,149,156],"power":[20,92,138,185],"consumption.":[21],"Generally,":[22],"simulation-based":[23],"Design":[24],"Space":[25],"Exploration":[26],"(DSE)":[27],"computationally":[29],"costly":[30],"for":[31,88],"problems":[33],"due":[34],"size":[36],"of":[37,76,118,122,165,184],"space.":[39],"Simulate":[40],"possible":[42],"scenarios":[43,75,164],"distributed":[46],"fashion":[47],"can":[48,101,159],"decrease":[49],"time":[51],"to":[52,70,135],"find":[53],"efficient":[54],"solutions.":[55],"In":[56],"this":[57],"paper":[58],"we":[59,113],"describe":[60],"an":[61],"approach":[62],"using":[63],"HLA":[64],"(High":[65],"level":[66],"Architecture)":[67],"that":[68,155],"allows":[69],"distribute":[71,160],"and":[72,90,161,179],"simulate":[73,162],"different":[74,163],"Electronic":[77,166],"System":[78,167],"Level":[79,85,168,176],"(ESL)":[80,169],"models":[81,87,100,143,170,178],"and/or":[82],"Register":[83,174],"Transfer":[84,175],"(RTL)":[86,177],"collecting":[89,141],"grouping":[91],"estimation":[93,139,186],"data":[94,140],"centralized":[97],"manner.":[98],"These":[99],"be":[102],"described":[103,124,144],"C++,":[105],"SystemC,":[106],"SystemVerilog":[107],"or":[108],"Verilog.":[109],"As":[110],"case":[111],"study,":[112],"use":[114,129],"benchmark":[116],"composed":[117],"scalable":[120],"set":[121],"MPSoCs":[123],"C++/SystemC.":[126],"We":[127],"also":[128],"small":[131],"project":[132],"SystemVerilog/Verilog":[134],"validate":[136],"from":[142],"these":[146],"languages":[147],"through":[148],"approach.":[150],"The":[151],"experimental":[152],"results":[153],"show":[154],"proposed":[157],"method":[158],"as":[171,173],"well":[172],"provide":[180],"unified":[182],"view":[183],"data.":[187]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}