{"id":"https://openalex.org/W1982318260","doi":"https://doi.org/10.1145/2800986.2801016","title":"MCML Gate Design for Standard Cell Library","display_name":"MCML Gate Design for Standard Cell Library","publication_year":2015,"publication_date":"2015-08-31","ids":{"openalex":"https://openalex.org/W1982318260","doi":"https://doi.org/10.1145/2800986.2801016","mag":"1982318260"},"language":"en","primary_location":{"id":"doi:10.1145/2800986.2801016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2800986.2801016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042798047","display_name":"Bruno Canal","orcid":"https://orcid.org/0000-0002-1574-5940"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Bruno Canal","raw_affiliation_strings":["PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"],"affiliations":[{"raw_affiliation_string":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026708395","display_name":"Cicero S. Nunes","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Cicero S. Nunes","raw_affiliation_strings":["PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"],"affiliations":[{"raw_affiliation_string":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"],"affiliations":[{"raw_affiliation_string":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081525917","display_name":"Eric Fabris","orcid":"https://orcid.org/0000-0003-3313-4059"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eric E. Fabris","raw_affiliation_strings":["PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"],"affiliations":[{"raw_affiliation_string":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5042798047"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05604105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.8184564113616943},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6763266324996948},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6722232699394226},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6037232875823975},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5766979455947876},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5265735983848572},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5085650682449341},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.49245771765708923},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47825518250465393},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.454434335231781},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44665899872779846},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.44275838136672974},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.41927337646484375},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4156811237335205},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3681347966194153},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3048361539840698},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17408740520477295}],"concepts":[{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.8184564113616943},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6763266324996948},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6722232699394226},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6037232875823975},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5766979455947876},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5265735983848572},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5085650682449341},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.49245771765708923},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47825518250465393},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.454434335231781},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44665899872779846},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.44275838136672974},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.41927337646484375},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4156811237335205},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3681347966194153},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3048361539840698},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17408740520477295},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2800986.2801016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2800986.2801016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5506940833","display_name":null,"funder_award_id":"300221/2014-2","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322904","display_name":"Financiadora de Estudos e Projetos","ror":"https://ror.org/030w99567"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1847860061","https://openalex.org/W1979043573","https://openalex.org/W1997433601","https://openalex.org/W2049947650","https://openalex.org/W2097154741","https://openalex.org/W2105053951","https://openalex.org/W2131614885","https://openalex.org/W2141825982","https://openalex.org/W2144613608","https://openalex.org/W2147649838","https://openalex.org/W2167475600","https://openalex.org/W2202138637","https://openalex.org/W6639021195"],"related_works":["https://openalex.org/W2031302924","https://openalex.org/W2046383573","https://openalex.org/W4249894965","https://openalex.org/W1978518879","https://openalex.org/W744790032","https://openalex.org/W2463928969","https://openalex.org/W2060675052","https://openalex.org/W2016029896","https://openalex.org/W4377703816","https://openalex.org/W2128794636"],"abstract_inverted_index":{"This":[0],"paper":[1],"evaluates":[2],"the":[3,44,72,98,111,122],"impact":[4],"of":[5,88,121,128,144],"MCML":[6,40,83],"gate":[7,84],"design":[8,18],"specifications":[9],"into":[10,34],"a":[11,62,96,145],"standard":[12,41],"cell":[13,42],"library.":[14],"The":[15,66,86,119],"tradeoff":[16],"between":[17],"parameters":[19],"(bias":[20],"current,":[21],"voltage":[22,45,78],"swing":[23,46],"and":[24,27,47],"noise":[25,48,74],"margin)":[26],"maximum":[28],"fate":[29],"operating":[30],"frequency":[31],"are":[32,136],"taken":[33],"account.":[35],"We":[36],"demonstrate":[37],"that":[38,126],"in":[39],"library":[43,123],"margin":[49,75],"should":[50],"be":[51],"uniform":[52],"for":[53,106],"all":[54],"logic":[55],"gates.":[56],"All":[57],"evaluations":[58],"were":[59],"done":[60],"over":[61],"0.6\u03bcm":[63],"CMOS":[64],"technology.":[65],"transistor":[67],"sizing":[68],"necessary":[69],"to":[70,82],"achieve":[71],"required":[73],"makes":[76],"small":[77],"swings":[79],"not":[80],"attractive":[81],"design.":[85],"increase":[87],"bias":[89,108],"current":[90],"also":[91],"requires":[92],"larger":[93],"transistors":[94],"as":[95],"result":[97],"propagation":[99],"delay":[100],"gain":[101],"is":[102,116],"no":[103],"more":[104],"significant":[105],"higher":[107],"current.":[109],"In":[110],"studied":[112],"case,":[113],"this":[114],"value":[115],"around":[117],"100\u03bcA.":[118],"analysis":[120],"composition":[124],"demonstrates":[125],"functions":[127],"four":[129,147],"inputs":[130,140,148],"have":[131],"better":[132],"performance":[133],"if":[134],"they":[135],"implemented":[137],"using":[138],"two":[139],"cascaded":[141],"gates":[142],"instead":[143],"dedicated":[146],"gate.":[149]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}