{"id":"https://openalex.org/W2295246860","doi":"https://doi.org/10.1145/2795231","title":"Delay/Power Modeling and Optimization of FinFET Circuit Modules under PVT Variations","display_name":"Delay/Power Modeling and Optimization of FinFET Circuit Modules under PVT Variations","publication_year":2016,"publication_date":"2016-03-08","ids":{"openalex":"https://openalex.org/W2295246860","doi":"https://doi.org/10.1145/2795231","mag":"2295246860"},"language":"en","primary_location":{"id":"doi:10.1145/2795231","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2795231","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084200290","display_name":"Aoxiang Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Aoxiang Tang","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101400226","display_name":"Xun Gao","orcid":"https://orcid.org/0000-0003-1371-8508"},"institutions":[{"id":"https://openalex.org/I37461747","display_name":"Wuhan University","ror":"https://ror.org/033vjfk17","country_code":"CN","type":"education","lineage":["https://openalex.org/I37461747"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xun Gao","raw_affiliation_strings":["Wuhan University, Hubei, China"],"affiliations":[{"raw_affiliation_string":"Wuhan University, Hubei, China","institution_ids":["https://openalex.org/I37461747"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007614100","display_name":"Lung-Yen Chen","orcid":"https://orcid.org/0000-0001-5631-5915"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lung-Yen Chen","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5084200290"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":0.3749,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63611255,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"12","issue":"4","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5986685752868652},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5878053903579712},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5850858688354492},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5004386901855469},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4716978073120117},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.456245094537735},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4517707824707031},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42398107051849365},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41009652614593506},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28895750641822815},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2671782374382019},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.13637670874595642},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08391696214675903}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5986685752868652},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5878053903579712},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5850858688354492},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5004386901855469},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4716978073120117},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.456245094537735},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4517707824707031},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42398107051849365},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41009652614593506},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28895750641822815},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2671782374382019},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.13637670874595642},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08391696214675903},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2795231","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2795231","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1497430048","https://openalex.org/W1547760662","https://openalex.org/W1966741973","https://openalex.org/W1972347761","https://openalex.org/W2035130574","https://openalex.org/W2045848153","https://openalex.org/W2055591173","https://openalex.org/W2056761961","https://openalex.org/W2059325646","https://openalex.org/W2073368686","https://openalex.org/W2076652033","https://openalex.org/W2077737229","https://openalex.org/W2080832382","https://openalex.org/W2084852518","https://openalex.org/W2091893572","https://openalex.org/W2093855145","https://openalex.org/W2097193789","https://openalex.org/W2103227017","https://openalex.org/W2103351993","https://openalex.org/W2105874609","https://openalex.org/W2106759508","https://openalex.org/W2106904411","https://openalex.org/W2110329567","https://openalex.org/W2113671003","https://openalex.org/W2117953147","https://openalex.org/W2118015263","https://openalex.org/W2118955652","https://openalex.org/W2119381318","https://openalex.org/W2120116751","https://openalex.org/W2126564504","https://openalex.org/W2130668856","https://openalex.org/W2136328167","https://openalex.org/W2137668897","https://openalex.org/W2143847170","https://openalex.org/W2150368362","https://openalex.org/W2155443848","https://openalex.org/W2156811502","https://openalex.org/W2160367182","https://openalex.org/W2162935501","https://openalex.org/W2167485548","https://openalex.org/W2168356039","https://openalex.org/W2170382128","https://openalex.org/W2172005396","https://openalex.org/W2548117522","https://openalex.org/W2734915837","https://openalex.org/W4232293661","https://openalex.org/W4233171689","https://openalex.org/W4251067838"],"related_works":["https://openalex.org/W2886813482","https://openalex.org/W173185306","https://openalex.org/W2165818487","https://openalex.org/W57356687","https://openalex.org/W2584544613","https://openalex.org/W3127857378","https://openalex.org/W2125546921","https://openalex.org/W2132796854","https://openalex.org/W1983471457","https://openalex.org/W1956986109"],"abstract_inverted_index":{"The":[0],"semiconductor":[1],"industry":[2],"has":[3],"moved":[4],"to":[5,12,17,29,44,53,71,77,88,134,206],"FinFETs":[6],"because":[7],"of":[8,73,83,102,150,175,202],"their":[9],"superior":[10],"ability":[11],"mitigate":[13],"short-channel":[14],"effects":[15],"relative":[16,205],"CMOS.":[18],"Thus,":[19],"good":[20],"FinFET":[21,31,103,113,118,158,208],"delay":[22,212],"and":[23,57,63,116,156,169,197],"power":[24,58,196,204],"models":[25,111,137],"are":[26],"urgently":[27],"needed":[28],"facilitate":[30],"IC":[32],"design":[33],"at":[34,153],"the":[35,80,84,136,148,154,183,211,216],"upcoming":[36],"technology":[37,49,159],"nodes.":[38,160],"Another":[39],"urgent":[40],"problem":[41],"that":[42,75,174,182],"needs":[43],"be":[45],"addressed":[46],"with":[47],"continued":[48],"scaling":[50],"is":[51,125],"how":[52],"analyze":[54],"circuit":[55],"performance":[56,164],"consumption":[59],"under":[60,106],"process,":[61],"voltage,":[62],"temperature":[64],"(PVT)":[65],"variations.":[66,90,108],"Such":[67],"variations":[68,78,152],"arise":[69],"due":[70,87],"limitations":[72],"lithography":[74],"lead":[76],"in":[79,143,194,200],"physical":[81],"dimensions":[82],"device":[85,178],"or":[86],"environmental":[89],"In":[91],"this":[92],"article,":[93],"we":[94],"propose":[95],"a":[96,126,144],"delay/power":[97,132],"modeling":[98],"framework":[99],"for":[100,112,138,165,186],"analysis":[101],"logic":[104,114],"circuits":[105,188],"PVT":[107,151],"We":[109,121,146,161],"present":[110],"gates":[115],"three":[117],"SRAM":[119],"cells.":[120],"use":[122],"GenFin,":[123],"which":[124],"genetic":[127],"algorithm":[128],"based":[129],"statistical":[130],"circuit-level":[131],"optimizer,":[133],"produce":[135],"functional":[139],"units":[140],"(FUs)":[141],"employed":[142],"processor.":[145],"compare":[147],"impact":[149],"22nm":[155,207],"14nm":[157,187],"evaluate":[162],"cache":[163,167],"various":[166],"capacities":[168],"temperatures":[170],"as":[171,173],"well":[172],"FUs.":[176],"Our":[177],"simulation":[179],"results":[180],"show":[181],"3\u03c3/\u03bc":[184],"spread":[185,213],"is,":[189],"on":[190,215],"average,":[191],"38.5%":[192],"higher":[193,199],"dynamic":[195],"21.4%":[198],"logarithm":[201],"leakage":[203],"circuits.":[209],"However,":[210],"depends":[214],"circuit.":[217]},"counts_by_year":[{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}