{"id":"https://openalex.org/W2393395967","doi":"https://doi.org/10.1145/2795122.2795124","title":"An extensible simulator for bus- and directory-based cache coherence","display_name":"An extensible simulator for bus- and directory-based cache coherence","publication_year":2015,"publication_date":"2015-06-13","ids":{"openalex":"https://openalex.org/W2393395967","doi":"https://doi.org/10.1145/2795122.2795124","mag":"2393395967"},"language":"en","primary_location":{"id":"doi:10.1145/2795122.2795124","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2795122.2795124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Workshop on Computer Architecture Education","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086715435","display_name":"Allen Chen","orcid":"https://orcid.org/0000-0002-5083-4295"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Allen Chen","raw_affiliation_strings":["North Carolina State University, Raleigh, NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041337592","display_name":"Deepak Souda Bhat","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak Souda Bhat","raw_affiliation_strings":["North Carolina State University, Raleigh, NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040537321","display_name":"Edward F. Gehringer","orcid":"https://orcid.org/0000-0002-5217-2643"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edward F. Gehringer","raw_affiliation_strings":["North Carolina State University, Raleigh, NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8764632940292358},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8281124830245972},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6605225205421448},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.6520893573760986},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5648768544197083},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4978766441345215},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.45962727069854736},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.43022191524505615},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.29489588737487793},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28966084122657776},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2279699742794037},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1241900622844696}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8764632940292358},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8281124830245972},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6605225205421448},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.6520893573760986},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5648768544197083},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4978766441345215},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.45962727069854736},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.43022191524505615},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.29489588737487793},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28966084122657776},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2279699742794037},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1241900622844696},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2795122.2795124","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2795122.2795124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Workshop on Computer Architecture Education","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W136905915","https://openalex.org/W1567646530","https://openalex.org/W1850405760","https://openalex.org/W2043302740","https://openalex.org/W2050487400","https://openalex.org/W7051901943"],"related_works":["https://openalex.org/W4285204597","https://openalex.org/W2290195868","https://openalex.org/W3193874149","https://openalex.org/W2139534474","https://openalex.org/W2584505417","https://openalex.org/W2013212244","https://openalex.org/W2002047509","https://openalex.org/W2352722396","https://openalex.org/W2107914397","https://openalex.org/W3026856133"],"abstract_inverted_index":{"One":[0],"of":[1,12,24,43,74,86,127],"the":[2,22,40,44,55,59,72,75,78,143],"most":[3],"important":[4],"concepts":[5],"that":[6,47],"must":[7,36],"be":[8,37,65,104,118,130,140,159],"understood":[9],"by":[10,27,67,89,165],"students":[11,97],"parallel":[13],"computer":[14],"architecture":[15],"is":[16,94],"cache":[17],"coherence.":[18],"Processors":[19],"may":[20],"change":[21],"value":[23],"shared":[25],"variables":[26],"writing":[28],"them":[29],"in":[30,54,108],"their":[31],"private":[32],"caches.":[33],"These":[34],"changes":[35],"propagated":[38],"to":[39,49,95,110,161],"far":[41],"reaches":[42],"system":[45,76],"so":[46],"writes":[48],"each":[50],"location":[51],"are":[52,146],"seen":[53],"same":[56],"sequence":[57],"throughout":[58],"system.":[60],"Of":[61],"course,":[62],"this":[63],"can":[64,81,103,117,129,138],"achieved":[66],"various":[68],"protocols,":[69],"depending":[70],"on":[71],"size":[73],"and":[77,123,135,152],"workload.":[79],"Students":[80],"gain":[82],"an":[83,99],"in-depth":[84],"understanding":[85],"these":[87,128],"protocols":[88,116,137,144,164],"simulating":[90],"them.":[91],"Our":[92],"approach":[93],"provide":[96],"with":[98],"abstract":[100],"simulator,":[101],"which":[102],"specialized":[105],"through":[106],"inheritance":[107],"C++":[109],"model":[111],"many":[112],"different":[113],"protocols.":[114],"The":[115],"divided":[119],"into":[120],"bus":[121],"based":[122],"directory":[124],"based.":[125],"Either":[126],"invalidation":[131],"or":[132],"update.":[133],"Hybrid":[134],"adaptive":[136],"also":[139],"simulated.":[141],"Among":[142],"covered":[145],"MSI,":[147],"MESI,":[148],"MOESI,":[149],"Firefly,":[150],"Dragon,":[151],"a":[153],"simplified":[154],"SCI":[155],"protocol.":[156],"It":[157],"would":[158],"easy":[160],"add":[162],"additional":[163],"subclassing":[166],"appropriate":[167],"classes.":[168]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}