{"id":"https://openalex.org/W2294023676","doi":"https://doi.org/10.1145/2791321.2791328","title":"Performance optimization for a SHA-1 cryptographic workload expressed in OpenCL for FPGA execution","display_name":"Performance optimization for a SHA-1 cryptographic workload expressed in OpenCL for FPGA execution","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2294023676","doi":"https://doi.org/10.1145/2791321.2791328","mag":"2294023676"},"language":"en","primary_location":{"id":"doi:10.1145/2791321.2791328","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2791321.2791328","pdf_url":"https://dl.acm.org/action/downloadSupplement?doi=10.1145%2F2791321.2791328&file=a7-vallina-supp.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd International Workshop on OpenCL - IWOCL '15","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/action/downloadSupplement?doi=10.1145%2F2791321.2791328&file=a7-vallina-supp.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089528766","display_name":"Fernando Martinez Vallina","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Fernando Martinez Vallina","raw_affiliation_strings":["Xilinx"],"affiliations":[{"raw_affiliation_string":"Xilinx","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021015655","display_name":"Spenser Gilliland","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spenser Gilliland","raw_affiliation_strings":["Xilinx"],"affiliations":[{"raw_affiliation_string":"Xilinx","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089528766"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.4441,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7835,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8896183967590332},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7911096215248108},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.6078577637672424},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5687596797943115},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5554999709129333},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4804924726486206},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.4392521381378174},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.42647624015808105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40170547366142273},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24923160672187805}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8896183967590332},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7911096215248108},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.6078577637672424},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5687596797943115},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5554999709129333},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4804924726486206},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.4392521381378174},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.42647624015808105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40170547366142273},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24923160672187805},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2791321.2791328","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2791321.2791328","pdf_url":"https://dl.acm.org/action/downloadSupplement?doi=10.1145%2F2791321.2791328&file=a7-vallina-supp.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd International Workshop on OpenCL - IWOCL '15","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/2791321.2791328","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2791321.2791328","pdf_url":"https://dl.acm.org/action/downloadSupplement?doi=10.1145%2F2791321.2791328&file=a7-vallina-supp.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd International Workshop on OpenCL - IWOCL '15","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2294023676.pdf","grobid_xml":"https://content.openalex.org/works/W2294023676.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W986318368","https://openalex.org/W2354889781","https://openalex.org/W2160342394","https://openalex.org/W4256272048","https://openalex.org/W42608004","https://openalex.org/W2565862224","https://openalex.org/W1483078277","https://openalex.org/W2147073383","https://openalex.org/W2154903817","https://openalex.org/W2124993854"],"abstract_inverted_index":{"The":[0,55],"introduction":[1],"of":[2,42],"Field":[3],"Programmable":[4],"Gate":[5],"Array":[6],"(FPGA)":[7],"based":[8,53],"devices":[9],"for":[10,31,50,75,84],"OpenCL":[11,49,85],"applications":[12],"provides":[13],"an":[14],"opportunity":[15],"to":[16,69,96],"develop":[17],"kernels":[18],"which":[19,27],"are":[20],"executed":[21],"on":[22,103],"application":[23],"specific":[24,32],"compute":[25],"units":[26],"can":[28],"be":[29],"optimized":[30],"workloads":[33],"such":[34],"as":[35],"encryption.":[36],"This":[37],"work":[38],"examines":[39],"the":[40,43,59,67,73,79,90],"optimization":[41],"SHA-1":[44,62],"hashing":[45],"algorithm":[46],"developed":[47],"in":[48,64,94],"and":[51,71,100,109],"FPGA":[52,76],"implementation.":[54],"implementation":[56,63,68,77,91],"starts":[57],"from":[58],"freely":[60],"available":[61],"OpenSWAN;":[65],"ports":[66],"OpenCL;":[70],"optimizes":[72],"kernel":[74],"using":[78],"Xilinx":[80],"SDAcccel":[81],"development":[82],"environment":[83],"applications.":[86],"Through":[87],"each":[88],"stage,":[89],"is":[92],"benchmarked":[93],"order":[95],"examine":[97],"latency,":[98],"throughput,":[99],"power":[101],"usage":[102],"FPGA,":[104],"Graphics":[105],"Processing":[106,111],"Unit":[107,112],"(GPU),":[108],"Central":[110],"(CPU)":[113],"systems.":[114]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}