{"id":"https://openalex.org/W2196330920","doi":"https://doi.org/10.1145/2790297","title":"DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction during Launch-On-Shift At-Speed Testing","display_name":"DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction during Launch-On-Shift At-Speed Testing","publication_year":2015,"publication_date":"2015-12-02","ids":{"openalex":"https://openalex.org/W2196330920","doi":"https://doi.org/10.1145/2790297","mag":"2196330920"},"language":"en","primary_location":{"id":"doi:10.1145/2790297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2790297","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086738589","display_name":"Seetal Potluri","orcid":"https://orcid.org/0000-0002-4054-7743"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Seetal Potluri","raw_affiliation_strings":["IIT Madras"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Madras","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075796173","display_name":"A. Satya Trinadh","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Satya Trinadh","raw_affiliation_strings":["IIT Hyderabad"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Hyderabad","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sobhan Babu Ch.","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sobhan Babu Ch.","raw_affiliation_strings":["IIT Hyderabad"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Hyderabad","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010004459","display_name":"V. Kamakoti","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Kamakoti","raw_affiliation_strings":["IIT Madras"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Madras","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009851991","display_name":"Nitin Chandrachoodan","orcid":"https://orcid.org/0000-0002-9258-7317"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nitin Chandrachoodan","raw_affiliation_strings":["IIT Madras"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Madras","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9354,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86216384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"21","issue":"1","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7373530864715576},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6946250200271606},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6134441494941711},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5895769596099854},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5139397978782654},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.460420161485672},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4558883309364319},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4555566906929016},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44195640087127686},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.3961673974990845},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37519124150276184},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36271148920059204},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.3460821211338043},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33883923292160034},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2585740089416504},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1198638379573822},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11240029335021973}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7373530864715576},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6946250200271606},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6134441494941711},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5895769596099854},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5139397978782654},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.460420161485672},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4558883309364319},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4555566906929016},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44195640087127686},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.3961673974990845},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37519124150276184},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36271148920059204},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.3460821211338043},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33883923292160034},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2585740089416504},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1198638379573822},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11240029335021973},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2790297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2790297","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W27287307","https://openalex.org/W1539035513","https://openalex.org/W1561562902","https://openalex.org/W1568407911","https://openalex.org/W1838626497","https://openalex.org/W1995945236","https://openalex.org/W2012053559","https://openalex.org/W2025698297","https://openalex.org/W2065276612","https://openalex.org/W2096155813","https://openalex.org/W2100092298","https://openalex.org/W2100430915","https://openalex.org/W2101453407","https://openalex.org/W2110164501","https://openalex.org/W2110634061","https://openalex.org/W2116900507","https://openalex.org/W2119241964","https://openalex.org/W2119691242","https://openalex.org/W2129718124","https://openalex.org/W2132733952","https://openalex.org/W2135936250","https://openalex.org/W2141568925","https://openalex.org/W2150872535","https://openalex.org/W2155630219","https://openalex.org/W2301315146","https://openalex.org/W2487142227","https://openalex.org/W4231794298"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W1579528621","https://openalex.org/W2141620082","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2799101079","https://openalex.org/W2111803469"],"abstract_inverted_index":{"Scan-based":[0],"testing":[1],"is":[2,21,214],"crucial":[3],"to":[4,36,134,147,166,243],"ensuring":[5],"correct":[6],"functioning":[7],"of":[8,106,157,193],"chips.":[9],"In":[10],"this":[11],"scheme,":[12],"the":[13,32,41,68,74,107,111,116,122,139,167,186,200,211,221,233,244],"scan":[14,227,234],"and":[15,229],"capture":[16,76],"phases":[17],"are":[18,179],"interleaved.":[19],"It":[20],"well":[22],"known":[23,169],"that":[24,67,103,115],"for":[25,61,86,174,199],"large":[26],"designs,":[27],"excessive":[28],"switching":[29,89,131,162],"activity":[30,90,132,163],"during":[31,50,110,232],"launch-to-capture":[33,88,130,161],"window":[34],"leads":[35],"high":[37],"voltage":[38],"droop":[39],"on":[40,239],"power":[42,223],"grid,":[43],"ultimately":[44],"resulting":[45],"in":[46,129,138,149,159,182,195,206],"false":[47],"delay":[48],"failures":[49],"at-speed":[51],"test.":[52],"This":[53],"article":[54],"proposes":[55],"a":[56,99,126],"new":[57,100],"design-for-testability":[58],"(DFT)":[59],"scheme":[60],"launch-on-shift":[62],"(LOS)":[63],"testing,":[64],"which":[65],"ensures":[66],"combinational":[69,230],"logic":[70],"remains":[71],"undisturbed":[72],"between":[73],"interleaved":[75],"phases,":[77],"providing":[78],"computer-aided-design":[79],"(CAD)":[80],"tools":[81],"with":[82,202],"extra":[83],"search":[84],"space":[85],"minimizing":[87],"through":[91],"test":[92,177,203],"pattern":[93],"ordering":[94,112,123],"(TPO).":[95],"We":[96],"further":[97],"propose":[98],"TPO":[101,171],"algorithm":[102],"keeps":[104],"track":[105],"don't":[108,117,183,207],"cares":[109],"process,":[113],"so":[114],"care":[118,184,208],"filling":[119,246],"step":[120],"after":[121],"process":[124],"yields":[125],"better":[127],"reduction":[128,156,192,213],"compared":[133,165,242],"any":[135],"other":[136],"technique":[137,188,218],"literature.":[140],"The":[141,216],"proposed":[142,187,217],"DFT-assisted":[143],"technique,":[144],"when":[145],"applied":[146],"circuits":[148,175,201],"ITC99":[150],"benchmark":[151],"suite,":[152],"produces":[153,189],"an":[154,190,240],"average":[155,191,212,222],"17.68%":[158],"peak":[160,196],"(CSA)":[164],"best":[168],"lowpower":[170],"technique.":[172,247],"Even":[173],"whose":[176],"cubes":[178,204],"not":[180],"rich":[181,205],"bits,":[185],"15%":[194],"CSA,":[197],"while":[198],"bits":[209],"(\u226575%),":[210],"24%.":[215],"also":[219],"reduces":[220],"dissipation":[224],"(considering":[225],"both":[226],"cells":[228],"logic)":[231],"phase":[235],"by":[236],"about":[237],"43.5%":[238],"average,":[241],"adjacent":[245]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}