{"id":"https://openalex.org/W2091188158","doi":"https://doi.org/10.1145/2768177.2768184","title":"Hardware Scheduler Performance on the Plural Many-Core Architecture","display_name":"Hardware Scheduler Performance on the Plural Many-Core Architecture","publication_year":2015,"publication_date":"2015-06-13","ids":{"openalex":"https://openalex.org/W2091188158","doi":"https://doi.org/10.1145/2768177.2768184","mag":"2091188158"},"language":"en","primary_location":{"id":"doi:10.1145/2768177.2768184","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2768177.2768184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd International Workshop on Many-core Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016262949","display_name":"Itai Avron","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Itai Avron","raw_affiliation_strings":["Electrical Engineering Dept., Technion---Israel Institute of Technology, Haifa 32000, Israel","[Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa 32000, Israel.]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept., Technion---Israel Institute of Technology, Haifa 32000, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"[Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa 32000, Israel.]","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010407295","display_name":"Ran Ginosar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ran Ginosar","raw_affiliation_strings":["Electrical Engineering Dept., Technion---Israel Institute of Technology, Haifa 32000, Israel","[Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa 32000, Israel.]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept., Technion---Israel Institute of Technology, Haifa 32000, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"[Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa 32000, Israel.]","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016262949"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69757592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8687044382095337},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6300198435783386},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.531089186668396},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4773328900337219},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.43471625447273254},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43165135383605957},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4224150776863098},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26622313261032104}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8687044382095337},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6300198435783386},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.531089186668396},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4773328900337219},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.43471625447273254},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43165135383605957},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4224150776863098},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26622313261032104},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2768177.2768184","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2768177.2768184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd International Workshop on Many-core Embedded Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W66891204","https://openalex.org/W1998901931","https://openalex.org/W2016559894","https://openalex.org/W2023377702","https://openalex.org/W2062273873","https://openalex.org/W2095314640","https://openalex.org/W3140062895"],"related_works":["https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W2979015021","https://openalex.org/W3023876411"],"abstract_inverted_index":{"The":[0,19],"Plural":[1],"many-core":[2],"architecture":[3],"combines":[4],"hundreds":[5],"of":[6,27,51,83],"simple":[7],"cores,":[8],"lock-free":[9],"shared":[10],"memory,":[11],"hardware":[12,20],"scheduler":[13,21,58,67],"and":[14,25,43,57,72],"a":[15,48,66,80],"task-based":[16],"programming":[17],"model.":[18],"enables":[22],"fast":[23],"scheduling":[24],"allocation":[26],"fine":[28],"grain":[29],"tasks":[30],"to":[31,70,94],"all":[32],"cores.":[33,97],"Scheduler":[34],"performance":[35],"is":[36,63,92],"evaluated":[37],"based":[38],"on":[39,44],"an":[40],"architectural":[41,55],"simulator":[42],"multiple":[45],"benchmarks":[46],"representing":[47],"wide":[49],"variety":[50],"inherent":[52],"parallelism.":[53],"Several":[54],"alternatives":[56],"configurations":[59],"are":[60],"simulated.":[61],"It":[62],"shown":[64],"that":[65],"with":[68,79],"capacity":[69],"schedule":[71],"terminate":[73],"10":[74],"task-instances":[75],"per":[76],"cycle,":[77],"along":[78],"task":[81],"queue":[82],"as":[84,86],"little":[85],"two":[87],"slots":[88],"near":[89],"each":[90],"core,":[91],"sufficient":[93],"utilize":[95],"256":[96]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}