{"id":"https://openalex.org/W2017528947","doi":"https://doi.org/10.1145/2765491.2765517","title":"Emitter-coupled spin-transistor logic","display_name":"Emitter-coupled spin-transistor logic","publication_year":2012,"publication_date":"2012-07-04","ids":{"openalex":"https://openalex.org/W2017528947","doi":"https://doi.org/10.1145/2765491.2765517","mag":"2017528947"},"language":"en","primary_location":{"id":"doi:10.1145/2765491.2765517","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2765491.2765517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001887370","display_name":"Joseph S. Friedman","orcid":"https://orcid.org/0000-0001-9847-4455"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joseph S. Friedman","raw_affiliation_strings":["Northwestern University, Evanston, IL","Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084980840","display_name":"Yehea Ismail","orcid":"https://orcid.org/0000-0003-3956-7533"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yehea I. Ismail","raw_affiliation_strings":["Northwestern University, Evanston, IL","Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076815775","display_name":"Gokhan Memik","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gokhan Memik","raw_affiliation_strings":["Northwestern University, Evanston, IL","Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036593593","display_name":"Alan V. Sahakian","orcid":"https://orcid.org/0000-0003-3090-0328"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan V. Sahakian","raw_affiliation_strings":["Northwestern University, Evanston, IL","Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046952354","display_name":"Bruce W. Wessels","orcid":"https://orcid.org/0000-0002-8957-7097"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce W. Wessels","raw_affiliation_strings":["Northwestern University, Evanston, IL","Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5001887370"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.6363,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.6852749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.8627195954322815},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.8421248197555542},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.8180283308029175},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7132999897003174},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.6921482086181641},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.6782838702201843},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5987272262573242},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5425231456756592},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5300678610801697},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5043197870254517},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4813466966152191},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.441513329744339},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.43236014246940613},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.42211446166038513},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42056939005851746},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37785831093788147},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3203279972076416},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3202569782733917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20335641503334045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12323018908500671},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09707552194595337},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07476112246513367}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.8627195954322815},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.8421248197555542},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.8180283308029175},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7132999897003174},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.6921482086181641},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.6782838702201843},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5987272262573242},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5425231456756592},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5300678610801697},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5043197870254517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4813466966152191},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.441513329744339},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.43236014246940613},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.42211446166038513},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42056939005851746},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37785831093788147},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3203279972076416},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3202569782733917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20335641503334045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12323018908500671},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09707552194595337},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07476112246513367}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2765491.2765517","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2765491.2765517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W258076428","https://openalex.org/W296189511","https://openalex.org/W1497204667","https://openalex.org/W1503384635","https://openalex.org/W1505945792","https://openalex.org/W1509233381","https://openalex.org/W1537344738","https://openalex.org/W1551667657","https://openalex.org/W1561050196","https://openalex.org/W1608358669","https://openalex.org/W1976915281","https://openalex.org/W1978392565","https://openalex.org/W1986881964","https://openalex.org/W1991821708","https://openalex.org/W1996840696","https://openalex.org/W2020102938","https://openalex.org/W2022891092","https://openalex.org/W2023212843","https://openalex.org/W2023802633","https://openalex.org/W2031964522","https://openalex.org/W2037430163","https://openalex.org/W2040579068","https://openalex.org/W2043464088","https://openalex.org/W2056225453","https://openalex.org/W2063517113","https://openalex.org/W2073646325","https://openalex.org/W2077813824","https://openalex.org/W2082200991","https://openalex.org/W2091409606","https://openalex.org/W2092587764","https://openalex.org/W2100929284","https://openalex.org/W2116705303","https://openalex.org/W2126810113","https://openalex.org/W2129549166","https://openalex.org/W2131570067","https://openalex.org/W2133357956","https://openalex.org/W2142197875","https://openalex.org/W2169757251","https://openalex.org/W2200303086","https://openalex.org/W2219951476","https://openalex.org/W2223229919","https://openalex.org/W2245954932","https://openalex.org/W2259270787","https://openalex.org/W2285562405","https://openalex.org/W2287130218","https://openalex.org/W2287605052","https://openalex.org/W3100920036","https://openalex.org/W3104371286","https://openalex.org/W6610692504"],"related_works":["https://openalex.org/W2010002411","https://openalex.org/W2017528947","https://openalex.org/W2096007426","https://openalex.org/W2055696912","https://openalex.org/W3144412177","https://openalex.org/W4252053159","https://openalex.org/W4231710159","https://openalex.org/W2140909357","https://openalex.org/W2350960814","https://openalex.org/W2057412438"],"abstract_inverted_index":{"The":[0],"recent":[1],"invention":[2],"of":[3,11,35,47,56,123,131,137],"magnetoresistive":[4],"bipolar":[5],"spin-transistors":[6,52],"makes":[7],"possible":[8],"the":[9,19,41,44,92,121,129],"creation":[10],"new":[12,67],"spintronic":[13],"logic":[14,21,28,37,49,61,68,72,89,97,100],"families.":[15],"Here":[16],"we":[17],"propose":[18],"first":[20],"family":[22,90,101],"exploiting":[23],"these":[24],"spin-transistors,":[25],"extending":[26],"emitter-coupled":[27],"(ECL)":[29],"to":[30,95,107,119],"achieve":[31],"a":[32,57,103,135],"greater":[33,71],"range":[34,130],"basis":[36,60],"functions.":[38],"By":[39],"placing":[40],"wire":[42],"from":[43],"output":[45],"stage":[46],"ECL":[48],"elements":[50,62,69],"near":[51],"in":[53,75],"other":[54],"parts":[55],"circuit,":[58],"additional":[59],"can":[63,115],"be":[64,117],"realized.":[65],"These":[66],"support":[70],"minimization,":[73],"resulting":[74],"enhanced":[76],"speed,":[77],"area,":[78],"and":[79,114],"power":[80],"characteristics.":[81],"A":[82],"novel":[83],"magnetic":[84],"shielding":[85],"structure":[86],"provides":[87],"this":[88],"with":[91],"crucial":[93],"ability":[94],"cascade":[96],"stages.":[98],"This":[99],"achieves":[102],"power-delay":[104],"product":[105],"10":[106],"25":[108],"times":[109],"smaller":[110],"than":[111],"conventional":[112],"ECL,":[113],"therefore":[116],"exploited":[118],"increase":[120],"performance":[122],"very":[124],"high-speed":[125],"circuits":[126],"while":[127],"broadening":[128],"design":[132],"choices":[133],"for":[134],"variety":[136],"electronic":[138],"applications.":[139]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}