{"id":"https://openalex.org/W2051042881","doi":"https://doi.org/10.1145/2765491.2765497","title":"Gate-level modeling for CMOS circuit simulation with ultimate FinFETs","display_name":"Gate-level modeling for CMOS circuit simulation with ultimate FinFETs","publication_year":2012,"publication_date":"2012-07-04","ids":{"openalex":"https://openalex.org/W2051042881","doi":"https://doi.org/10.1145/2765491.2765497","mag":"2051042881"},"language":"en","primary_location":{"id":"doi:10.1145/2765491.2765497","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2765491.2765497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062616124","display_name":"Nicolas Chevillon","orcid":null},"institutions":[{"id":"https://openalex.org/I68947357","display_name":"Universit\u00e9 de Strasbourg","ror":"https://ror.org/00pg6eq24","country_code":"FR","type":"education","lineage":["https://openalex.org/I68947357"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Nicolas Chevillon","raw_affiliation_strings":["InESS / Universit\u00e9 de Strasbourg, Illkirch Cedex, France"],"affiliations":[{"raw_affiliation_string":"InESS / Universit\u00e9 de Strasbourg, Illkirch Cedex, France","institution_ids":["https://openalex.org/I68947357"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106483571","display_name":"Morgan Madec","orcid":"https://orcid.org/0000-0001-9537-642X"},"institutions":[{"id":"https://openalex.org/I68947357","display_name":"Universit\u00e9 de Strasbourg","ror":"https://ror.org/00pg6eq24","country_code":"FR","type":"education","lineage":["https://openalex.org/I68947357"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Morgan Madec","raw_affiliation_strings":["InESS / Universit\u00e9 de Strasbourg, Illkirch Cedex, France"],"affiliations":[{"raw_affiliation_string":"InESS / Universit\u00e9 de Strasbourg, Illkirch Cedex, France","institution_ids":["https://openalex.org/I68947357"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055580961","display_name":"Christophe Lallement","orcid":"https://orcid.org/0000-0002-0708-7212"},"institutions":[{"id":"https://openalex.org/I68947357","display_name":"Universit\u00e9 de Strasbourg","ror":"https://ror.org/00pg6eq24","country_code":"FR","type":"education","lineage":["https://openalex.org/I68947357"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Lallement","raw_affiliation_strings":["InESS / Universit\u00e9 de Strasbourg, Illkirch Cedex, France"],"affiliations":[{"raw_affiliation_string":"InESS / Universit\u00e9 de Strasbourg, Illkirch Cedex, France","institution_ids":["https://openalex.org/I68947357"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062616124"],"corresponding_institution_ids":["https://openalex.org/I68947357"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11223045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"22","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7529634237289429},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6538335084915161},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6383763551712036},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6005873680114746},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5420419573783875},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5375997424125671},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5324223041534424},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.524222731590271},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5231032371520996},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4824522137641907},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30732816457748413},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.262606143951416},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.09301340579986572},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09270250797271729}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7529634237289429},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6538335084915161},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6383763551712036},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6005873680114746},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5420419573783875},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5375997424125671},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5324223041534424},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.524222731590271},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5231032371520996},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4824522137641907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30732816457748413},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.262606143951416},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.09301340579986572},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09270250797271729},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2765491.2765497","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2765491.2765497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1491361087","https://openalex.org/W1554093296","https://openalex.org/W1608135922","https://openalex.org/W1973816628","https://openalex.org/W1987553023","https://openalex.org/W2023683737","https://openalex.org/W2033188333","https://openalex.org/W2036162573","https://openalex.org/W2058283199","https://openalex.org/W2062439591","https://openalex.org/W2095490235","https://openalex.org/W2103657905","https://openalex.org/W2108519226","https://openalex.org/W2111305862","https://openalex.org/W2119281042","https://openalex.org/W2160580687","https://openalex.org/W2258452877","https://openalex.org/W2413236318","https://openalex.org/W2539079276","https://openalex.org/W3023854662","https://openalex.org/W4238290298","https://openalex.org/W6600453191","https://openalex.org/W6729275605"],"related_works":["https://openalex.org/W2144789955","https://openalex.org/W1900707063","https://openalex.org/W2147392939","https://openalex.org/W2991739378","https://openalex.org/W1980349267","https://openalex.org/W2113058922","https://openalex.org/W1527503723","https://openalex.org/W2031341053","https://openalex.org/W1981776476","https://openalex.org/W2170979950"],"abstract_inverted_index":{"With":[0],"the":[1,8,14,29,35,41,76,98,102,142,146,156,165],"high":[2],"complexity":[3],"of":[4,10,73,78,101,145,164],"current":[5],"digital":[6,150],"circuits,":[7,59],"use":[9,77],"gate-level":[11,30,91,137,166],"models":[12],"during":[13],"design":[15],"process":[16],"is":[17,32,81,107,110,168],"mandatory.":[18],"For":[19,37,57,148],"standard":[20,25,61],"CMOS":[21],"technologies,":[22],"designers":[23],"assemble":[24],"cells":[26,62],"for":[27,93,117],"which":[28],"model":[31,80,92,116,135,167],"provided":[33],"by":[34,171],"founderies.":[36],"a":[38,67,74,89,113,149,172],"given":[39],"technology,":[40],"temporal":[42],"parameters":[43,100],"(such":[44],"as":[45],"propagation":[46],"delays)":[47],"are":[48,139,158],"constants":[49],"that":[50],"can":[51],"be":[52],"extracted":[53],"from":[54],"experimental":[55],"measurements.":[56],"FinFET-based":[58],"such":[60,94],"do":[63],"not":[64],"exist.":[65],"As":[66],"consequence,":[68],"to":[69],"get":[70],"predictive":[71,90],"simulations":[72],"circuit,":[75],"low-level":[79],"required.":[82],"To":[83,96],"overcome":[84],"this":[85],"problem,":[86],"we":[87,125],"develop":[88],"circuits.":[95],"feed":[97],"timing":[99],"models,":[103],"an":[104],"automated":[105],"procedure":[106],"established.":[108],"It":[109],"based":[111,121],"on":[112,122],"new":[114],"compact":[115],"ultimate":[118],"FinFET":[119],"mostly":[120],"physical":[123],"equations":[124],"recently":[126],"develop.":[127],"The":[128,161],"results":[129,157],"obtained":[130],"with":[131,152],"both":[132],"approaches":[133],"(compact":[134],"and":[136],"model)":[138],"compared":[140],"in":[141,159],"last":[143],"part":[144],"paper.":[147],"circuit":[151],"about":[153],"80":[154],"transistors,":[155],"accordance.":[160],"slight":[162],"inaccuracy":[163],"largely":[169],"compensated":[170],"very":[173],"short":[174],"simulation":[175],"time.":[176]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}