{"id":"https://openalex.org/W2044346412","doi":"https://doi.org/10.1145/2764967.2771929","title":"Modeling Exclusive Memory Access for a Time-Decoupled Parallel SystemC Simulator","display_name":"Modeling Exclusive Memory Access for a Time-Decoupled Parallel SystemC Simulator","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W2044346412","doi":"https://doi.org/10.1145/2764967.2771929","mag":"2044346412"},"language":"en","primary_location":{"id":"doi:10.1145/2764967.2771929","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2764967.2771929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081081586","display_name":"Jan Henrik Weinstock","orcid":"https://orcid.org/0009-0008-0902-7652"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Henrik Weinstock","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany#TAB#","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Leupers","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany#TAB#","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerd Ascheid","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany#TAB#","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09321868,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.935696005821228},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8308382034301758},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7255904674530029},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.6468896865844727},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6136680245399475},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.568159818649292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47577062249183655},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41522669792175293},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4127127528190613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40560370683670044},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.30635154247283936},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29835599660873413},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08610129356384277}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.935696005821228},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8308382034301758},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7255904674530029},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.6468896865844727},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6136680245399475},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.568159818649292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47577062249183655},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41522669792175293},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4127127528190613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40560370683670044},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.30635154247283936},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29835599660873413},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08610129356384277},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2764967.2771929","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2764967.2771929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:480626","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/480626","pdf_url":null,"source":{"id":"https://openalex.org/S4306401033","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"New York, NY : ACM 129-132 (2015). doi:10.1145/2764967.2771929","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1964252984","https://openalex.org/W2000791263","https://openalex.org/W2231924698","https://openalex.org/W4253669045","https://openalex.org/W6650622433","https://openalex.org/W6690000262"],"related_works":["https://openalex.org/W2301151507","https://openalex.org/W2170936907","https://openalex.org/W2380800843","https://openalex.org/W2140328095","https://openalex.org/W77471018","https://openalex.org/W3150987667","https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W1852321729","https://openalex.org/W3012895752"],"abstract_inverted_index":{"The":[0],"growing":[1],"complexity":[2],"of":[3,12,19,66,76,79,100,114],"modern":[4],"embedded":[5],"systems":[6],"poses":[7],"a":[8,69,87,101,105,111,117],"challenge":[9],"to":[10,24,45],"designers":[11],"virtual":[13,32,70],"platforms,":[14],"as":[15,29],"the":[16,64,74,80,98],"increasing":[17],"number":[18],"processors":[20],"causes":[21],"simulation":[22,43,58],"speed":[23],"degrade.":[25],"To":[26],"remain":[27],"viable":[28],"design":[30],"tools,":[31],"platforms":[33],"must":[34],"use":[35],"highly":[36],"abstracted":[37],"modeling":[38,88],"levels":[39],"or":[40],"deploy":[41],"parallel":[42,57,102],"technologies":[44],"keep":[46],"performance":[47,112],"up.":[48],"With":[49],"multi-core":[50],"PC":[51],"workstations":[52],"being":[53],"widely":[54],"available":[55],"today,":[56],"seems":[59],"an":[60],"attractive":[61],"solution.":[62],"However,":[63],"introduction":[65],"concurrency":[67],"into":[68],"platform":[71],"simulator":[72,103],"complicates":[73],"construction":[75,99],"synchronization":[77],"mechanisms":[78],"simulated":[81],"models.":[82],"Therefore,":[83],"this":[84],"work":[85],"presents":[86],"approach":[89],"for":[90,104],"concurrent":[91],"LL/SC":[92],"based":[93,108],"on":[94],"SystemC/TLM.":[95],"This":[96],"facilitated":[97],"quad-core":[106],"OpenRISC":[107],"system,":[109],"gaining":[110],"speedup":[113],"3.4x":[115],"over":[116],"regular":[118],"sequential":[119],"simulator.":[120]},"counts_by_year":[],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}