{"id":"https://openalex.org/W2155417261","doi":"https://doi.org/10.1145/2751558","title":"TCONMAP","display_name":"TCONMAP","publication_year":2015,"publication_date":"2015-09-28","ids":{"openalex":"https://openalex.org/W2155417261","doi":"https://doi.org/10.1145/2751558","mag":"2155417261"},"language":"en","primary_location":{"id":"doi:10.1145/2751558","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2751558","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020622964","display_name":"Karel Heyse","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Karel Heyse","raw_affiliation_strings":["Ghent University, Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045333031","display_name":"Brahim Al Farisi","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Brahim Al Farisi","raw_affiliation_strings":["Ghent University, Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053420008","display_name":"Karel Bruneel","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Karel Bruneel","raw_affiliation_strings":["Ghent University, Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020622964"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":0.7891,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76493406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"4","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8939372897148132},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8348982334136963},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7635174989700317},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6865135431289673},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5724716186523438},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4892411231994629},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46743813157081604},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.42260563373565674},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40304017066955566},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3998560607433319},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3995974659919739},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36523687839508057},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07647573947906494}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8939372897148132},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8348982334136963},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7635174989700317},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6865135431289673},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5724716186523438},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4892411231994629},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46743813157081604},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.42260563373565674},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40304017066955566},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3998560607433319},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3995974659919739},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36523687839508057},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07647573947906494},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2751558","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2751558","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:archive.ugent.be:6838728","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-6838728","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 1084-4309","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1490859187","https://openalex.org/W1491217533","https://openalex.org/W1578592046","https://openalex.org/W1905608265","https://openalex.org/W1972387588","https://openalex.org/W1985457698","https://openalex.org/W1988983317","https://openalex.org/W2007701500","https://openalex.org/W2015780963","https://openalex.org/W2017517691","https://openalex.org/W2025907248","https://openalex.org/W2038213124","https://openalex.org/W2048944807","https://openalex.org/W2090193813","https://openalex.org/W2100955320","https://openalex.org/W2105715355","https://openalex.org/W2116007667","https://openalex.org/W2124766622","https://openalex.org/W2139463923","https://openalex.org/W2145897936","https://openalex.org/W2150787480","https://openalex.org/W2171549192","https://openalex.org/W2183064252","https://openalex.org/W4214616294"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W1574948540","https://openalex.org/W2103526090"],"abstract_inverted_index":{"Parameterised":[0],"configurations":[1,59,88,117],"are":[2,10,169],"FPGA":[3,92],"configuration":[4,31,65,122],"bitstreams":[5,32,39,66],"in":[6,118,141],"which":[7,119],"the":[8,47,51,61,82,121,124,133,144,149,155,174,178],"bits":[9],"defined":[11],"as":[12],"functions":[13],"of":[14,50,57,63,81,123,132,148,177],"user-defined":[15],"parameters.":[16,52,134],"From":[17],"a":[18,71,90,100,130],"parameterised":[19,58,87,106,116],"configuration,":[20],"it":[21],"is":[22,60,129,152],"possible":[23],"to":[24,114,154],"quickly":[25],"and":[26,43,85,127,146,158,165],"efficiently":[27],"derive":[28],"specialised,":[29],"regular":[30],"by":[33,171],"evaluating":[34],"these":[35],"functions.":[36],"The":[37,53],"specialised":[38,64],"have":[40],"different":[41],"properties":[42],"functionality":[44],"depending":[45],"on":[46],"chosen":[48],"values":[49],"most":[54],"important":[55],"application":[56],"generation":[62],"for":[67,73,105],"Dynamic":[68,162],"Circuit":[69,163],"Specialisation,":[70],"technique":[72],"optimising":[74],"circuits":[75],"at":[76],"runtime":[77],"using":[78,86,142],"partial":[79],"reconfiguration":[80,168],"FPGA.":[83],"Generating":[84],"requires":[89],"new":[91,101],"tool":[93],"flow.":[94],"In":[95,135],"this":[96],"article,":[97],"we":[98,138],"present":[99],"technology":[102],"mapping":[103],"algorithm":[104],"designs,":[107],"called":[108],"TCONMAP,":[109,143],"that":[110,140],"can":[111],"be":[112],"used":[113],"produce":[115],"both":[120],"logic":[125],"blocks":[126],"routing":[128],"function":[131],"our":[136],"experiments,":[137],"demonstrate":[139],"depth":[145,157],"area":[147,159],"mapped":[150],"circuit":[151],"close":[153],"minimal":[156],"attainable.":[160],"Both":[161],"Specialisation":[164],"fine-grained":[166],"modular":[167],"extracted":[170],"TCONMAP":[172],"from":[173],"HDL":[175],"description":[176],"design":[179],"requiring":[180],"only":[181],"simple":[182],"parameter":[183],"annotations.":[184]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}