{"id":"https://openalex.org/W2293318238","doi":"https://doi.org/10.1145/2749469.2750409","title":"LaZy superscalar","display_name":"LaZy superscalar","publication_year":2015,"publication_date":"2015-05-26","ids":{"openalex":"https://openalex.org/W2293318238","doi":"https://doi.org/10.1145/2749469.2750409","mag":"2293318238"},"language":"en","primary_location":{"id":"doi:10.1145/2749469.2750409","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2749469.2750409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008811554","display_name":"G\u00f6rkem A\u015f\u0131l\u0131o\u011flu","orcid":null},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G\u00f6rkem A\u015f\u0131l\u0131o\u011flu","raw_affiliation_strings":["Michigan Technological University"],"affiliations":[{"raw_affiliation_string":"Michigan Technological University","institution_ids":["https://openalex.org/I11957088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075848714","display_name":"Zhaoxiang Jin","orcid":null},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhaoxiang Jin","raw_affiliation_strings":["Michigan Technological University"],"affiliations":[{"raw_affiliation_string":"Michigan Technological University","institution_ids":["https://openalex.org/I11957088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046576703","display_name":"Murat K\u00f6ksal","orcid":null},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Murat K\u00f6ksal","raw_affiliation_strings":["Michigan Technological University"],"affiliations":[{"raw_affiliation_string":"Michigan Technological University","institution_ids":["https://openalex.org/I11957088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060045805","display_name":"Omkar Javeri","orcid":null},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Omkar Javeri","raw_affiliation_strings":["Michigan Technological University"],"affiliations":[{"raw_affiliation_string":"Michigan Technological University","institution_ids":["https://openalex.org/I11957088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070349748","display_name":"Soner \u00d6nder","orcid":null},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soner \u00d6nder","raw_affiliation_strings":["Michigan Technological University"],"affiliations":[{"raw_affiliation_string":"Michigan Technological University","institution_ids":["https://openalex.org/I11957088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5008811554"],"corresponding_institution_ids":["https://openalex.org/I11957088"],"apc_list":null,"apc_paid":null,"fwci":0.3312,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63681679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"260","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8795208930969238},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.7441134452819824},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.6961108446121216},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.6718600988388062},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6291824579238892},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6131424307823181},{"id":"https://openalex.org/keywords/commit","display_name":"Commit","score":0.5755971074104309},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.5603440403938293},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5227908492088318},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.521513044834137},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5139167308807373},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.43526190519332886},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.37818658351898193},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3534288704395294},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3421766757965088},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17411798238754272},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.1320805847644806},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.11685720086097717},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.0970277488231659},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.0777585506439209}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8795208930969238},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.7441134452819824},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.6961108446121216},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.6718600988388062},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6291824579238892},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6131424307823181},{"id":"https://openalex.org/C153180980","wikidata":"https://www.wikidata.org/wiki/Q19776675","display_name":"Commit","level":2,"score":0.5755971074104309},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.5603440403938293},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5227908492088318},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.521513044834137},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5139167308807373},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.43526190519332886},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37818658351898193},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3534288704395294},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3421766757965088},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17411798238754272},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.1320805847644806},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.11685720086097717},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0970277488231659},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.0777585506439209},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2749469.2750409","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2749469.2750409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:digitalcommons.mtu.edu:michigantech-p-31858","is_oa":false,"landing_page_url":"https://digitalcommons.mtu.edu/michigantech-p/12556","pdf_url":null,"source":{"id":"https://openalex.org/S4377196391","display_name":"Digital Commons - Michigan Tech (Michigan Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I11957088","host_organization_name":"Michigan Technological University","host_organization_lineage":["https://openalex.org/I11957088"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Michigan Tech Publications, Part 1","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6299999952316284,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G8203797599","display_name":null,"funder_award_id":"1116551, 1450062","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W105092799","https://openalex.org/W146413762","https://openalex.org/W194947551","https://openalex.org/W400044003","https://openalex.org/W1499323045","https://openalex.org/W1516817683","https://openalex.org/W1545200271","https://openalex.org/W1823084595","https://openalex.org/W1892149179","https://openalex.org/W1991010395","https://openalex.org/W2054353678","https://openalex.org/W2064909421","https://openalex.org/W2079432487","https://openalex.org/W2102727118","https://openalex.org/W2120142281","https://openalex.org/W2122343863","https://openalex.org/W2122939826","https://openalex.org/W2130703378","https://openalex.org/W2130766965","https://openalex.org/W2131556574","https://openalex.org/W2136937603","https://openalex.org/W2138351227","https://openalex.org/W2148570943","https://openalex.org/W2148911285","https://openalex.org/W2161864047","https://openalex.org/W2164376452","https://openalex.org/W2170382128","https://openalex.org/W2294154117","https://openalex.org/W2537134123","https://openalex.org/W4238305024","https://openalex.org/W4242762545"],"related_works":["https://openalex.org/W2113901785","https://openalex.org/W4251804317","https://openalex.org/W2152087194","https://openalex.org/W4231429033","https://openalex.org/W2089165033","https://openalex.org/W2026118177","https://openalex.org/W124901208","https://openalex.org/W2150776253","https://openalex.org/W4243970730","https://openalex.org/W2241976051"],"abstract_inverted_index":{"LaZy":[0,79],"Superscalar":[1,80],"is":[2],"a":[3,47,92],"processor":[4],"architecture":[5],"which":[6],"delays":[7],"the":[8,28,64,67],"execution":[9],"of":[10,56,66],"fetched":[11],"instructions":[12,25,34],"until":[13],"their":[14],"results":[15],"are":[16],"needed":[17],"by":[18,39],"other":[19],"instructions.":[20],"This":[21],"approach":[22],"eliminates":[23],"dead":[24],"and":[26,43,59,62],"provides":[27],"necessary":[29],"means":[30],"to":[31,91],"fuse":[32],"dependent":[33],"across":[35],"multiple":[36],"control":[37,42],"dependencies":[38,45],"explicitly":[40],"tracking":[41],"data":[44],"through":[46],"matrix":[48],"based":[49],"scheduler.":[50],"We":[51],"present":[52],"this":[53],"novel":[54],"redesign":[55],"scheduling,":[57],"recovery":[58],"commit":[60],"mechanisms":[61],"evaluate":[63],"performance":[65],"proposed":[68],"architecture.":[69],"Our":[70],"simulations":[71],"using":[72],"Spec":[73],"2006":[74],"benchmark":[75],"suite":[76],"indicate":[77],"that":[78],"can":[81],"achieve":[82],"significant":[83],"speed-ups":[84],"while":[85],"providing":[86],"respectable":[87],"power":[88],"savings":[89],"compared":[90],"conventional":[93],"superscalar":[94],"processor.":[95]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2016-06-24T00:00:00"}