{"id":"https://openalex.org/W1978301594","doi":"https://doi.org/10.1145/2749469.2750407","title":"The load slice core microarchitecture","display_name":"The load slice core microarchitecture","publication_year":2015,"publication_date":"2015-05-26","ids":{"openalex":"https://openalex.org/W1978301594","doi":"https://doi.org/10.1145/2749469.2750407","mag":"1978301594"},"language":"en","primary_location":{"id":"doi:10.1145/2749469.2750407","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2749469.2750407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069683581","display_name":"Trevor E. Carlson","orcid":"https://orcid.org/0000-0001-8742-134X"},"institutions":[{"id":"https://openalex.org/I123387679","display_name":"Uppsala University","ror":"https://ror.org/048a87296","country_code":"SE","type":"education","lineage":["https://openalex.org/I123387679"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Trevor E. Carlson","raw_affiliation_strings":["Uppsala University, Sweden","Uppsala university, Sweden#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Uppsala University, Sweden","institution_ids":["https://openalex.org/I123387679"]},{"raw_affiliation_string":"Uppsala university, Sweden#TAB#","institution_ids":["https://openalex.org/I123387679"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006011049","display_name":"Wim Heirman","orcid":"https://orcid.org/0000-0003-2286-1525"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4400573203","display_name":"Nature Inspires Creativity Engineers Lab","ror":"https://ror.org/02bczqy30","country_code":null,"type":"facility","lineage":["https://openalex.org/I201841394","https://openalex.org/I4400573203"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wim Heirman","raw_affiliation_strings":["Intel, ExaScience Lab","[Intel, ExaScience Lab]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, ExaScience Lab","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4400573203"]},{"raw_affiliation_string":"[Intel, ExaScience Lab]","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4400573203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048893727","display_name":"Osman Allam","orcid":null},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Osman Allam","raw_affiliation_strings":["Ghent University, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020214726","display_name":"Stefanos Kaxiras","orcid":"https://orcid.org/0000-0001-8267-0232"},"institutions":[{"id":"https://openalex.org/I123387679","display_name":"Uppsala University","ror":"https://ror.org/048a87296","country_code":"SE","type":"education","lineage":["https://openalex.org/I123387679"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Stefanos Kaxiras","raw_affiliation_strings":["Uppsala University, Sweden","Uppsala university, Sweden#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Uppsala University, Sweden","institution_ids":["https://openalex.org/I123387679"]},{"raw_affiliation_string":"Uppsala university, Sweden#TAB#","institution_ids":["https://openalex.org/I123387679"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033119975","display_name":"Lieven Eeckhout","orcid":"https://orcid.org/0000-0001-8792-4473"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Lieven Eeckhout","raw_affiliation_strings":["Ghent University, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.6121,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.94758204,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"272","last_page":"284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8415838479995728},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.705504298210144},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6389542818069458},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.58888840675354},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5740422010421753},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5722410082817078},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5417282581329346},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5288394689559937},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.47347962856292725},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46169719099998474},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4498457610607147},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.42757853865623474},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41858527064323425},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4115655720233917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3723621368408203},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3652121424674988},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.30255424976348877},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19387322664260864}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8415838479995728},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.705504298210144},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6389542818069458},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.58888840675354},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5740422010421753},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5722410082817078},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5417282581329346},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5288394689559937},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.47347962856292725},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46169719099998474},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4498457610607147},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.42757853865623474},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41858527064323425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4115655720233917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3723621368408203},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3652121424674988},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.30255424976348877},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19387322664260864}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2749469.2750407","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2749469.2750407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:6954081","is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/6954081","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 978-1-4503-3402-0","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W152254645","https://openalex.org/W1490789535","https://openalex.org/W1510263988","https://openalex.org/W1664707389","https://openalex.org/W1964278538","https://openalex.org/W1975371390","https://openalex.org/W1983096721","https://openalex.org/W2006312753","https://openalex.org/W2016414291","https://openalex.org/W2019674193","https://openalex.org/W2029076579","https://openalex.org/W2034062945","https://openalex.org/W2044773873","https://openalex.org/W2094754158","https://openalex.org/W2099786221","https://openalex.org/W2101865620","https://openalex.org/W2108039095","https://openalex.org/W2112323430","https://openalex.org/W2113617109","https://openalex.org/W2118532220","https://openalex.org/W2120628323","https://openalex.org/W2123608497","https://openalex.org/W2131498141","https://openalex.org/W2133834148","https://openalex.org/W2137953999","https://openalex.org/W2143068308","https://openalex.org/W2146173591","https://openalex.org/W2146246439","https://openalex.org/W2149379863","https://openalex.org/W2153456949","https://openalex.org/W2154001575","https://openalex.org/W2154790323","https://openalex.org/W2155010932","https://openalex.org/W2161864047","https://openalex.org/W2163143091","https://openalex.org/W2163516662","https://openalex.org/W2168307289","https://openalex.org/W2170585292","https://openalex.org/W2208481289","https://openalex.org/W2293624369","https://openalex.org/W2467043670","https://openalex.org/W2474840560","https://openalex.org/W3151299008","https://openalex.org/W3151936273","https://openalex.org/W4232096869","https://openalex.org/W4235028292","https://openalex.org/W4255602098","https://openalex.org/W4292169167","https://openalex.org/W6676727543","https://openalex.org/W6681807825","https://openalex.org/W6684891810"],"related_works":["https://openalex.org/W3091730480","https://openalex.org/W2132808802","https://openalex.org/W1974255332","https://openalex.org/W2562747857","https://openalex.org/W2038180426","https://openalex.org/W46955887","https://openalex.org/W2612595953","https://openalex.org/W2140139965","https://openalex.org/W1595275176","https://openalex.org/W4242316748"],"abstract_inverted_index":{"Driven":[0],"by":[1],"the":[2,40,62,72,102],"motivation":[3],"to":[4],"expose":[5],"instruction-level":[6],"parallelism":[7,68],"(ILP),":[8],"microprocessor":[9],"cores":[10],"have":[11],"evolved":[12],"from":[13],"simple,":[14],"in-order":[15],"pipelines":[16],"into":[17],"complex,":[18],"superscalar":[19],"out-of-order":[20],"designs.":[21],"By":[22],"extracting":[23,65],"ILP,":[24],"these":[25],"processors":[26,51,88],"also":[27],"enable":[28],"parallel":[29],"cache":[30,47,53],"and":[31,45,54,80,92],"memory":[32,43,55,66],"operations":[33],"as":[34,101],"a":[35],"useful":[36],"side-effect.":[37],"Today,":[38],"however,":[39],"growing":[41],"off-chip":[42],"wall":[44],"complex":[46,79],"hierarchies":[48],"of":[49,64,75],"many-core":[50],"make":[52],"accesses":[56],"ever":[57],"more":[58,76],"costly.":[59],"This":[60],"increases":[61],"importance":[63],"hierarchy":[67],"(MHP),":[69],"while":[70],"reducing":[71],"net":[73],"impact":[74],"general,":[77],"yet":[78],"power-hungry":[81],"ILP-extraction":[82],"techniques.":[83],"In":[84],"addition,":[85],"for":[86],"multi-core":[87],"operating":[89],"in":[90],"power-":[91],"energy-constrained":[93],"environments,":[94],"energy-efficiency":[95],"has":[96],"largely":[97],"replaced":[98],"single-thread":[99],"performance":[100],"primary":[103],"concern.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}