{"id":"https://openalex.org/W2063640396","doi":"https://doi.org/10.1145/2746341","title":"Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design","display_name":"Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design","publication_year":2015,"publication_date":"2015-09-21","ids":{"openalex":"https://openalex.org/W2063640396","doi":"https://doi.org/10.1145/2746341","mag":"2063640396"},"language":"en","primary_location":{"id":"doi:10.1145/2746341","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2746341","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vivek K. De","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Intel Labs, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["University of California, San Diego, CA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, CA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Intel Labs, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100672158","display_name":"Bao Liu","orcid":"https://orcid.org/0000-0003-4270-0921"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bao Liu","raw_affiliation_strings":["University of Texas at San Antonio, San Antonio, TX","University of Texas at San Antonio, San Antonio TX#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]},{"raw_affiliation_string":"University of Texas at San Antonio, San Antonio TX#TAB#","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111873662","display_name":"Milad Maleki","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Milad Maleki","raw_affiliation_strings":["University of Texas at San Antonio, San Antonio, TX","University of Texas at San Antonio, San Antonio TX#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]},{"raw_affiliation_string":"University of Texas at San Antonio, San Antonio TX#TAB#","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100364381","display_name":"Lu Wang","orcid":"https://orcid.org/0000-0001-6345-3873"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lu Wang","raw_affiliation_strings":["University of Texas at San Antonio, San Antonio, TX","University of Texas at San Antonio, San Antonio TX#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Texas at San Antonio, San Antonio, TX","institution_ids":["https://openalex.org/I45438204"]},{"raw_affiliation_string":"University of Texas at San Antonio, San Antonio TX#TAB#","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5076642880"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06624665,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"3","first_page":"1","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6796360611915588},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6335875988006592},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5537833571434021},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4764837920665741},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44711795449256897},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4372818171977997},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42906418442726135},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4278451204299927},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41605061292648315},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.4111039638519287},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3477029800415039},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32148537039756775},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.27773672342300415},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25082480907440186},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24188965559005737},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19209018349647522},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12320399284362793}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6796360611915588},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6335875988006592},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5537833571434021},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4764837920665741},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44711795449256897},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4372818171977997},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42906418442726135},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4278451204299927},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41605061292648315},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.4111039638519287},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3477029800415039},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32148537039756775},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.27773672342300415},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25082480907440186},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24188965559005737},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19209018349647522},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12320399284362793},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2746341","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2746341","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W84743254","https://openalex.org/W1517494495","https://openalex.org/W1518236483","https://openalex.org/W1686420892","https://openalex.org/W1858188314","https://openalex.org/W1966733028","https://openalex.org/W1968564509","https://openalex.org/W1970806136","https://openalex.org/W1982515552","https://openalex.org/W1999082644","https://openalex.org/W2002510877","https://openalex.org/W2015917466","https://openalex.org/W2043318181","https://openalex.org/W2047207707","https://openalex.org/W2051973459","https://openalex.org/W2058427998","https://openalex.org/W2081484285","https://openalex.org/W2102587899","https://openalex.org/W2108915071","https://openalex.org/W2110722301","https://openalex.org/W2121914493","https://openalex.org/W2122543199","https://openalex.org/W2125169487","https://openalex.org/W2136103183","https://openalex.org/W2137917061","https://openalex.org/W2143384051","https://openalex.org/W2147774239","https://openalex.org/W2150872535","https://openalex.org/W2150959181","https://openalex.org/W2151802820","https://openalex.org/W2154168135","https://openalex.org/W2160160584","https://openalex.org/W2169281837","https://openalex.org/W2171573833","https://openalex.org/W2178247634","https://openalex.org/W2178304595","https://openalex.org/W2186681188","https://openalex.org/W2487142227","https://openalex.org/W4231905827","https://openalex.org/W4254156796","https://openalex.org/W4255681033"],"related_works":["https://openalex.org/W1572523360","https://openalex.org/W1472213334","https://openalex.org/W1971506073","https://openalex.org/W2139514495","https://openalex.org/W1996757432","https://openalex.org/W2078081736","https://openalex.org/W3005600352","https://openalex.org/W2633447678","https://openalex.org/W2991043486","https://openalex.org/W2063640396"],"abstract_inverted_index":{"Traditional":[0],"synchronous":[1],"VLSI":[2,84],"design":[3,22,56,76,85,117,171],"requires":[4],"that":[5,31,113],"all":[6],"computations":[7,41],"in":[8,13,33,42,48],"a":[9,43,49,80,88,152],"logic":[10,44,93],"stage":[11,45],"complete":[12,47],"one":[14],"clock":[15,53],"cycle.":[16],"This":[17],"leads":[18],"to":[19,46],"increasingly":[20,27],"pessimistic":[21],"as":[23],"technology":[24],"scaling":[25],"introduces":[26],"significant":[28],"parametric":[29],"variations":[30],"result":[32],"an":[34,105,144,168,174],"increasing":[35],"performance":[36],"variability.":[37],"Alternatively,":[38],"by":[39,125],"allowing":[40],"variable":[50],"number":[51],"of":[52,129,143,178],"cycles,":[54],"variable-latency":[55,75,83,116],"provides":[57],"relaxed":[58],"timing":[59],"constraints":[60],"for":[61,96,137],"average":[62,120,175],"performance,":[63],"area,":[64],"and":[65,103,132,157],"power":[66],"consumption":[67,135],"optimization.":[68],"In":[69],"this":[70],"article,":[71],"we":[72],"present":[73],"improved":[74],"techniques":[77],"including:":[78],"(1)":[79],"generic":[81],"minimum-intrusion":[82],"paradigm,":[86],"(2)":[87],"signal":[89],"probability-based":[90],"approximate":[91],"prediction":[92],"construction":[94],"method":[95],"minimum":[97,101],"misprediction":[98],"rate":[99],"at":[100,127],"cost,":[102],"(3)":[104],"application-specific":[106,170],"cross-layer":[107],"analysis":[108],"methodology.":[109],"Our":[110],"experiments":[111],"show":[112],"the":[114,122,138,161],"proposed":[115],"methodology":[118],"on":[119,160],"reduces":[121],"computation":[123],"latency":[124,176],"26.80%(14.65%)":[126],"cost":[128],"0.08%(3.4%)":[130],"area":[131],"0.4%(2.2%)":[133],"energy":[134],"increase":[136],"interger":[139],"(floating":[140],"point)":[141],"unit":[142],"open-source":[145],"SPARC":[146],"V8":[147],"processor":[148],"LEON2":[149],"synthesized":[150],"with":[151],"clock-cycle":[153],"time":[154],"between":[155],"1.97ns(3.49ns)":[156],"5.96ns(13.74ns)":[158],"based":[159],"45nm":[162],"Nangate":[163],"open":[164],"cell":[165],"library,":[166],"while":[167],"automotive":[169],"further":[172],"achieves":[173],"reduction":[177],"41.8%.":[179]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}