{"id":"https://openalex.org/W2046981406","doi":"https://doi.org/10.1145/2744769.2744919","title":"Towards enhancing analog circuits sizing using SMT-based techniques","display_name":"Towards enhancing analog circuits sizing using SMT-based techniques","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2046981406","doi":"https://doi.org/10.1145/2744769.2744919","mag":"2046981406"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744919","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022711889","display_name":"Ons Lahiouel","orcid":"https://orcid.org/0000-0001-9165-5560"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ons Lahiouel","raw_affiliation_strings":["Concordia University, Montr\u00e9al, Qu\u00e9bec, Canada","Department of Electrical and Computer Engineering, Concordia university Montreal, Quebec, Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montr\u00e9al, Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia university Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019358937","display_name":"Mohamed H. Zaki","orcid":"https://orcid.org/0000-0002-2970-2423"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed H. Zaki","raw_affiliation_strings":["Concordia University, Montr\u00e9al, Qu\u00e9bec, Canada","Department of Electrical and Computer Engineering, Concordia university Montreal, Quebec, Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montr\u00e9al, Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia university Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007159598","display_name":"Sofi\u00e8ne Tahar","orcid":"https://orcid.org/0000-0002-5537-104X"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sofi\u00e8ne Tahar","raw_affiliation_strings":["Concordia University, Montr\u00e9al, Qu\u00e9bec, Canada","Department of Electrical and Computer Engineering, Concordia university Montreal, Quebec, Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montr\u00e9al, Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia university Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022711889"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7215723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7702324390411377},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.7403954863548279},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6386235952377319},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6330966353416443},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5697030425071716},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5493565797805786},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.5408935546875},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47553038597106934},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.4148678183555603},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3380374312400818},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2587406039237976},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2551071047782898},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22125372290611267},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1912131905555725}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7702324390411377},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.7403954863548279},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6386235952377319},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6330966353416443},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5697030425071716},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5493565797805786},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.5408935546875},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47553038597106934},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.4148678183555603},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3380374312400818},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2587406039237976},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2551071047782898},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22125372290611267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1912131905555725},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2744769.2744919","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W178772886","https://openalex.org/W613690151","https://openalex.org/W1518139620","https://openalex.org/W1593974800","https://openalex.org/W1594924988","https://openalex.org/W1597620877","https://openalex.org/W2074625726","https://openalex.org/W2085828382","https://openalex.org/W2106476087","https://openalex.org/W2108525724","https://openalex.org/W2110628643","https://openalex.org/W2124916960","https://openalex.org/W2133605507","https://openalex.org/W2148734712","https://openalex.org/W2158533859","https://openalex.org/W2163850966","https://openalex.org/W2293251717","https://openalex.org/W2498672755"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2167134364","https://openalex.org/W2217307244","https://openalex.org/W2045295800","https://openalex.org/W3090753828","https://openalex.org/W2140440444","https://openalex.org/W1494775126","https://openalex.org/W1844317615"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"approach":[4,83],"for":[5],"enhancing":[6],"analog":[7,89],"circuit":[8,16],"sizing":[9,17],"using":[10,21,40],"Satisfiability":[11],"Modulo":[12],"Theory":[13],"(SMT).":[14],"The":[15,45],"problem":[18],"is":[19],"encoded":[20],"nonlinear":[22],"constraints.":[23],"An":[24],"SMT-based":[25],"algorithm":[26],"exhaustively":[27],"explores":[28],"the":[29,33,61,66,95],"design":[30,35,57,96],"space,":[31],"where":[32],"biasing-level":[34],"variables":[36],"are":[37,48],"conservatively":[38],"tracked":[39],"a":[41,70,74],"collection":[42],"of":[43,65,94],"hyperrectangles.":[44],"device":[46],"dimensions":[47],"then":[49],"determined":[50],"by":[51],"accurately":[52],"relating":[53],"biasing":[54],"to":[55],"geometry-level":[56],"parameters.":[58],"We":[59],"demonstrate":[60],"feasibility":[62],"and":[63,73,91],"efficiency":[64],"proposed":[67],"methodology":[68],"on":[69],"two-stage":[71],"amplifier":[72],"folded":[75],"cascode":[76],"amplifier.":[77],"Experimental":[78],"results":[79],"show":[80],"that":[81],"our":[82],"can":[84],"achieve":[85],"higher":[86],"quality":[87],"in":[88],"synthesis":[90],"unrivaled":[92],"coverage":[93],"space.":[97]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}