{"id":"https://openalex.org/W2059645060","doi":"https://doi.org/10.1145/2744769.2744905","title":"Scalable sequence-constrained retention register minimization in power gating design","display_name":"Scalable sequence-constrained retention register minimization in power gating design","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2059645060","doi":"https://doi.org/10.1145/2744769.2744905","mag":"2059645060"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744905","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080501189","display_name":"Ting-Wei Chiang","orcid":"https://orcid.org/0000-0001-9985-7298"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ting-Wei Chiang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103509765","display_name":"Kai-Hui Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115492","display_name":"Avery Design Systems (United States)","ror":"https://ror.org/01rq5xv52","country_code":"US","type":"company","lineage":["https://openalex.org/I4210115492"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Hui Chang","raw_affiliation_strings":["Avery Design Systems, Inc., Tewksbury, MA"],"affiliations":[{"raw_affiliation_string":"Avery Design Systems, Inc., Tewksbury, MA","institution_ids":["https://openalex.org/I4210115492"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013385312","display_name":"Yen\u2010Ting Liu","orcid":"https://orcid.org/0000-0002-5768-0516"},"institutions":[{"id":"https://openalex.org/I4210115492","display_name":"Avery Design Systems (United States)","ror":"https://ror.org/01rq5xv52","country_code":"US","type":"company","lineage":["https://openalex.org/I4210115492"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yen-Ting Liu","raw_affiliation_strings":["Avery Design Systems, Inc., Tewksbury, MA"],"affiliations":[{"raw_affiliation_string":"Avery Design Systems, Inc., Tewksbury, MA","institution_ids":["https://openalex.org/I4210115492"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078604015","display_name":"Jie-Hong R. Jiang","orcid":"https://orcid.org/0000-0002-2279-4732"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]},{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU","TW"],"is_corresponding":false,"raw_author_name":"Jie-Hong R. Jiang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan and Tomsk State University, Tomsk, Russia"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan and Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604","https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5080501189"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.9864,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79136092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7410213947296143},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7189242243766785},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.5400193333625793},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5254722833633423},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4856501817703247},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.4527209401130676},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4477338194847107},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4409739673137665},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43404263257980347},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42316004633903503},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2777900993824005},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.14634642004966736},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09682491421699524},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08804967999458313},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08280226588249207}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7410213947296143},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7189242243766785},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.5400193333625793},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5254722833633423},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4856501817703247},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.4527209401130676},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4477338194847107},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4409739673137665},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43404263257980347},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42316004633903503},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2777900993824005},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.14634642004966736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09682491421699524},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08804967999458313},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08280226588249207},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2744769.2744905","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.696.9644","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.696.9644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.kaihuichang.com/publication/dac15.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W579013412","https://openalex.org/W1518705996","https://openalex.org/W2023871623","https://openalex.org/W2078115327","https://openalex.org/W2089455823","https://openalex.org/W2102364390","https://openalex.org/W2106323996","https://openalex.org/W2108578145","https://openalex.org/W2118502975","https://openalex.org/W2133527541","https://openalex.org/W2142785340","https://openalex.org/W2143473280","https://openalex.org/W2147965637","https://openalex.org/W2151398141","https://openalex.org/W2153390672","https://openalex.org/W2280503699"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W4312814274","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W1968053645"],"abstract_inverted_index":{"Retention":[0],"registers":[1,57,73],"are":[2,100],"utilized":[3],"in":[4,104],"power":[5,13,29],"gating":[6],"design":[7,10],"to":[8,16,41,52,83],"hold":[9],"state":[11],"during":[12],"down":[14],"and":[15,19,30,78,102],"allow":[17],"safe":[18],"fast":[20],"system":[21],"reactivation.":[22],"Since":[23],"a":[24,35,53],"retention":[25,46,50,75],"register":[26],"consumes":[27],"more":[28,32],"costs":[31],"area":[33],"than":[34],"non-retention":[36,88,106],"register,":[37],"it":[38],"is":[39,76],"desirable":[40],"minimize":[42],"the":[43,85],"use":[44],"of":[45,56,72,87],"registers.":[47,89,107],"However,":[48],"relaxing":[49],"requirement":[51],"minimal":[54],"subset":[55],"can":[58],"be":[59],"computationally":[60],"challenging.":[61],"In":[62],"this":[63],"paper,":[64],"we":[65],"adopt":[66],"satisfiability":[67],"solving":[68],"for":[69],"scalable":[70],"selection":[71],"whose":[74],"unnecessary":[77],"exploit":[79],"input":[80],"sequence":[81],"constraints":[82],"increase":[84],"number":[86],"Empirical":[90],"results":[91],"on":[92],"industrial":[93],"benchmarks":[94],"show":[95],"that":[96],"our":[97],"proposed":[98],"methods":[99],"efficient":[101],"effective":[103],"identifying":[105]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}