{"id":"https://openalex.org/W2027029396","doi":"https://doi.org/10.1145/2744769.2744861","title":"Interleaved multi-bank scratchpad memories","display_name":"Interleaved multi-bank scratchpad memories","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2027029396","doi":"https://doi.org/10.1145/2744769.2744861","mag":"2027029396"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744861","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029361634","display_name":"Andreas Tretter","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Andreas Tretter","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland","Computer Engineering and Networks Laboratory, ETH Zurich, 8092, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, 8092, Switzerland#TAB#","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101614266","display_name":"Pratyush Kumar","orcid":"https://orcid.org/0000-0002-8732-0183"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pratyush Kumar","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland","Computer Engineering and Networks Laboratory, ETH Zurich, 8092, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, 8092, Switzerland#TAB#","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060999697","display_name":"Lothar Thiele","orcid":"https://orcid.org/0000-0001-6139-868X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lothar Thiele","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland","Computer Engineering and Networks Laboratory, ETH Zurich, 8092, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, 8092, Switzerland#TAB#","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029361634"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69036677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8251978754997253},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7407538294792175},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5842069983482361},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5249017477035522},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4867134392261505},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42351412773132324},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.41850125789642334},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41164201498031616},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.395008385181427},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3741884231567383},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2653891444206238},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25051775574684143},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.171139657497406},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.07921120524406433}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8251978754997253},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7407538294792175},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5842069983482361},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5249017477035522},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4867134392261505},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42351412773132324},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.41850125789642334},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41164201498031616},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.395008385181427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3741884231567383},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2653891444206238},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25051775574684143},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.171139657497406},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.07921120524406433}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2744769.2744861","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W102029482","https://openalex.org/W1573405905","https://openalex.org/W1686420892","https://openalex.org/W1970717540","https://openalex.org/W1975444747","https://openalex.org/W2010259083","https://openalex.org/W2031433703","https://openalex.org/W2052681336","https://openalex.org/W2054613700","https://openalex.org/W2067235277","https://openalex.org/W2131520257","https://openalex.org/W2132258839","https://openalex.org/W2147657366","https://openalex.org/W2332078328","https://openalex.org/W2751862591","https://openalex.org/W4245169221","https://openalex.org/W4256671343","https://openalex.org/W4301441647"],"related_works":["https://openalex.org/W2934889147","https://openalex.org/W2036525499","https://openalex.org/W2334181344","https://openalex.org/W4281924108","https://openalex.org/W3108003711","https://openalex.org/W2558276258","https://openalex.org/W1979384060","https://openalex.org/W120214571","https://openalex.org/W254684032","https://openalex.org/W4293054943"],"abstract_inverted_index":{"Shared":[0],"on-chip":[1],"memory":[2,14,22,27,118],"is":[3,16],"common":[4],"on":[5],"state-of-the-art":[6],"multicore":[7],"platforms.":[8],"In":[9,43],"a":[10,78],"number":[11,39],"of":[12,40,53,88,113,116],"designs,":[13],"throughput":[15,61],"enhanced":[17],"by":[18],"providing":[19],"multiple":[20],"independent":[21],"banks":[23],"and":[24,51,57,66,77,93,105,108],"spreading":[25],"consecutive":[26],"addresses":[28],"to":[29,85,94],"these":[30,54],"(interleaving).":[31],"This":[32],"can":[33],"reduce,":[34],"but":[35],"not":[36],"eliminate,":[37],"the":[38,49,59,73,89,100,114],"access":[41,55],"conflicts.":[42],"this":[44],"paper,":[45],"we":[46,82],"statically":[47],"analyse":[48],"probabilities":[50],"frequencies":[52],"conflicts":[56],"calculate":[58],"expected":[60],"for":[62,103],"various":[63],"hardware":[64,104],"configurations":[65],"software":[67,106],"applications.":[68],"Using":[69],"two":[70],"techniques":[71],"--":[72,81],"classic":[74],"occupancy":[75],"distribution":[76],"Markov":[79],"model":[80],"are":[83],"able":[84],"explain":[86],"most":[87],"underlying":[90],"conflict":[91],"mechanisms":[92],"provide":[95],"accurate":[96],"estimations.":[97],"We":[98],"present":[99],"practical":[101],"consequences":[102],"design":[107],"establish":[109],"an":[110],"intuitive":[111],"understanding":[112],"characteristics":[115],"interleaved":[117],"architectures.":[119]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}