{"id":"https://openalex.org/W2015362661","doi":"https://doi.org/10.1145/2744769.2744839","title":"Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router","display_name":"Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2015362661","doi":"https://doi.org/10.1145/2744769.2744839","mag":"2015362661"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744839","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079796733","display_name":"Kwangsoo Han","orcid":"https://orcid.org/0000-0003-0433-967X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kwangsoo Han","raw_affiliation_strings":["UC San Diego, La Jolla, CA","ECE Department, UC San Diego, La Jolla, CA 92093, United States"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"ECE Department, UC San Diego, La Jolla, CA 92093, United States","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["UC San Diego, La Jolla, CA","CSE Department, UC San Diego, La Jolla, CA 92093, United States"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"CSE Department, UC San Diego, La Jolla, CA 92093, United States","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100648766","display_name":"Hyein Lee","orcid":"https://orcid.org/0000-0001-8037-2207"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyein Lee","raw_affiliation_strings":["UC San Diego, La Jolla, CA","ECE Department, UC San Diego, La Jolla, CA 92093, United States"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"ECE Department, UC San Diego, La Jolla, CA 92093, United States","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079796733"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":2.5647,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.90315844,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7686168551445007},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6734739542007446},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6572660207748413},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5284364819526672},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.519788384437561},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.4886648952960968},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.45448777079582214},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4475041627883911},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2474709451198578},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2274172306060791},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11400508880615234},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09383121132850647}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7686168551445007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6734739542007446},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6572660207748413},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5284364819526672},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.519788384437561},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.4886648952960968},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.45448777079582214},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4475041627883911},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2474709451198578},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2274172306060791},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11400508880615234},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09383121132850647},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2744769.2744839","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W1967130719","https://openalex.org/W1982222146","https://openalex.org/W2010747748","https://openalex.org/W2012701699","https://openalex.org/W2028141257","https://openalex.org/W2046079692","https://openalex.org/W2051145782","https://openalex.org/W2071682149","https://openalex.org/W2082235446","https://openalex.org/W2090613474","https://openalex.org/W2105900185","https://openalex.org/W2118331775","https://openalex.org/W2179808641"],"related_works":["https://openalex.org/W4240388913","https://openalex.org/W2111591643","https://openalex.org/W1820869066","https://openalex.org/W2251104045","https://openalex.org/W2147622544","https://openalex.org/W2215438042","https://openalex.org/W4255120650","https://openalex.org/W2156550631","https://openalex.org/W2015362661","https://openalex.org/W2162498392"],"abstract_inverted_index":{"Continued":[0],"technology":[1,108,165],"scaling":[2],"with":[3,81,118],"more":[4],"pervasive":[5],"use":[6],"of":[7,18,38,56,76,106,159,172],"multi-patterning":[8],"has":[9],"led":[10],"to":[11,120],"complex":[12,141],"design":[13,57,112,122,142,161],"rules":[14,113,143,162],"and":[15,46,110,155],"increased":[16,31],"difficulty":[17],"maintaining":[19],"high":[20],"layout":[21],"densities.":[22],"Intuitively,":[23],"emerging":[24],"constraints":[25],"such":[26],"as":[27],"unidirectional":[28],"patterning":[29,107,164],"or":[30,83],"via":[32,156],"spacing":[33],"will":[34],"decrease":[35],"achievable":[36],"density":[37],"the":[39,65],"final":[40],"place-and-route":[41],"solution,":[42],"worsening":[43],"die":[44],"area":[45],"product":[47],"cost.":[48],"However,":[49],"no":[50],"methodology":[51],"exists":[52],"for":[53,73],"accurate":[54],"assessment":[55],"rules'":[58],"impact":[59],"on":[60,114],"physical":[61,115],"chip":[62],"implementation.":[63],"At":[64],"same":[66],"time,":[67],"this":[68,101],"is":[69,129],"a":[70],"crucial":[71],"need":[72],"early":[74],"development":[75],"BEOL":[77],"process":[78,148],"technologies,":[79],"particularly":[80],"FinFET":[82],"future":[84],"vertical-device":[85],"architectures":[86],"where":[87],"cell":[88],"footprints":[89],"can":[90],"become":[91],"much":[92],"smaller":[93],"than":[94],"in":[95,146,182],"bulk":[96],"planar":[97],"CMOS":[98],"technologies.":[99,149],"In":[100],"work,":[102],"we":[103,152],"study":[104],"impacts":[105,158],"choices":[109],"associated":[111],"implementation":[116],"density,":[117],"respect":[119],"cost-optimal":[121],"rule-correct":[123],"detailed":[124],"routing.":[125],"A":[126],"key":[127],"contribution":[128],"an":[130,183],"Integer":[131],"Linear":[132],"Programming":[133],"(ILP)":[134],"based":[135],"optimal":[136,169],"router":[137],"(OptRouter)":[138],"which":[139],"considers":[140],"that":[144],"arise":[145],"sub-20nm":[147],"Using":[150],"OptRouter,":[151],"assess":[153],"wirelength":[154],"count":[157],"various":[160],"(implicitly,":[163],"choices)":[166],"by":[167],"analyzing":[168],"routing":[170],"solutions":[171],"clips":[173],"(i.e.,":[174],"switchbox":[175],"instances)":[176],"extracted":[177],"from":[178],"post-detailed":[179],"route":[180],"layouts":[181],"advanced":[184],"technology.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":5},{"year":2015,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}