{"id":"https://openalex.org/W2060568940","doi":"https://doi.org/10.1145/2744769.2744817","title":"Design for low test pattern counts","display_name":"Design for low test pattern counts","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2060568940","doi":"https://doi.org/10.1145/2744769.2744817","mag":"2060568940"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744817","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087237429","display_name":"H. Konuk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":true,"raw_author_name":"Haluk Konuk","raw_affiliation_strings":["Broadcom Corporation, Irvine, CA","Broadcom Corp., Irvine, CA 92617 USA"],"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadcom Corp., Irvine, CA 92617 USA","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060680839","display_name":"Elham Moghaddam","orcid":"https://orcid.org/0000-0001-8697-9544"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Elham Moghaddam","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR","Mentor Graphics Corp., Wilsonville, OR 97070 USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp., Wilsonville, OR 97070 USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Nilanjan Mukherjee","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR","Mentor Graphics Corp., Wilsonville, OR 97070 USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp., Wilsonville, OR 97070 USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR","Mentor Graphics Corp., Wilsonville, OR 97070 USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp., Wilsonville, OR 97070 USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089509771","display_name":"Deepak Solanki","orcid":null},"institutions":[{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Deepak Solanki","raw_affiliation_strings":["Broadcom Corporation, Irvine, CA","Broadcom Corp., Irvine, CA 92617 USA"],"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadcom Corp., Irvine, CA 92617 USA","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"affiliations":[{"raw_affiliation_string":"Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078225459","display_name":"Justyna Zawada","orcid":"https://orcid.org/0000-0002-1881-8164"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Justyna Zawada","raw_affiliation_strings":["Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"affiliations":[{"raw_affiliation_string":"Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5087237429"],"corresponding_institution_ids":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":2.2609,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.87852573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9439505338668823},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7475110292434692},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6863238215446472},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5902822613716125},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5611581802368164},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5103263258934021},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5048142075538635},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.49069511890411377},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.482465535402298},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46566012501716614},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.43020930886268616},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42339470982551575},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41167712211608887},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3304821848869324},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.322883278131485},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2903294563293457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24719151854515076},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2101370394229889},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1480342149734497},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10880163311958313},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07953661680221558}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9439505338668823},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7475110292434692},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6863238215446472},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5902822613716125},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5611581802368164},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5103263258934021},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5048142075538635},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.49069511890411377},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.482465535402298},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46566012501716614},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.43020930886268616},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42339470982551575},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41167712211608887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3304821848869324},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.322883278131485},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2903294563293457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24719151854515076},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2101370394229889},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1480342149734497},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10880163311958313},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07953661680221558},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2744769.2744817","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W60738651","https://openalex.org/W117146240","https://openalex.org/W1595368737","https://openalex.org/W1882684267","https://openalex.org/W1953724919","https://openalex.org/W1969318341","https://openalex.org/W1977294468","https://openalex.org/W2008990681","https://openalex.org/W2021645550","https://openalex.org/W2044020230","https://openalex.org/W2110019537","https://openalex.org/W2118133071","https://openalex.org/W2123831500","https://openalex.org/W2134427430","https://openalex.org/W2134593345","https://openalex.org/W2146356977","https://openalex.org/W2150555472","https://openalex.org/W2158014735","https://openalex.org/W2162874773","https://openalex.org/W2166253090","https://openalex.org/W4239342999"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2149211345","https://openalex.org/W3041803904","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2799101079","https://openalex.org/W2111803469"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"new":[4],"method":[5,25],"to":[6,50],"design":[7],"digital":[8],"circuits":[9],"for":[10,60],"low":[11],"pattern":[12,55],"counts,":[13],"one":[14],"of":[15],"the":[16,27,53],"key":[17],"factors":[18],"shaping":[19],"cost-effective":[20],"VLSI":[21],"test":[22,36,47,66],"schemes.":[23],"The":[24],"identifies":[26],"largest":[28],"conflicts":[29],"between":[30],"internal":[31],"signals":[32],"that":[33],"prevent":[34],"efficient":[35],"compaction":[37],"in":[38,75],"ATPG.":[39],"These":[40],"locations":[41],"are":[42],"modified":[43],"by":[44],"inserting":[45],"conflict-reducing":[46],"points":[48],"(CRTP)":[49],"significantly":[51],"reduce":[52],"ATPG-produced":[54],"counts.":[56],"Experimental":[57],"results":[58],"obtained":[59],"large":[61],"industrial":[62],"designs":[63],"with":[64],"on-chip":[65],"compression":[67],"demonstrate,":[68],"on":[69],"average,":[70],"3x":[71,81],"--":[72],"4x":[73],"reduction":[74],"stuck-at":[76],"and":[77,80],"transition":[78],"patterns":[79],"shorter":[82],"ATPG":[83],"times.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}