{"id":"https://openalex.org/W2033989103","doi":"https://doi.org/10.1145/2744769.2744811","title":"Construction of reconfigurable clock trees for MCMM designs","display_name":"Construction of reconfigurable clock trees for MCMM designs","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2033989103","doi":"https://doi.org/10.1145/2744769.2744811","mag":"2033989103"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744811","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["Purdue University, West Lafayette, IN","[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070851278","display_name":"Shankarshana Janarthanan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shankarshana Janarthanan","raw_affiliation_strings":["NVIDIA corporation, Santa Clara, CA","NVIDIA Corporation, Santa Clara, CA 95051, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA 95051, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, West Lafayette, IN","[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8058822154998779},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7969503998756409},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7862445116043091},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7792470455169678},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7472492456436157},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7035357356071472},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6171659231185913},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5986155867576599},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5980554223060608},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.5459486842155457},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4553059935569763},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4502134919166565},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4489622712135315},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23973137140274048},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16982737183570862},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09468021988868713}],"concepts":[{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8058822154998779},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7969503998756409},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7862445116043091},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7792470455169678},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7472492456436157},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7035357356071472},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6171659231185913},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5986155867576599},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5980554223060608},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.5459486842155457},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4553059935569763},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4502134919166565},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4489622712135315},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23973137140274048},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16982737183570862},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09468021988868713},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2744769.2744811","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/16"}],"awards":[{"id":"https://openalex.org/G4729273958","display_name":null,"funder_award_id":"CCF-1065318","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1982390333","https://openalex.org/W1983206124","https://openalex.org/W2025640338","https://openalex.org/W2031598025","https://openalex.org/W2034653499","https://openalex.org/W2041950850","https://openalex.org/W2094574087","https://openalex.org/W2102290976","https://openalex.org/W2120116751","https://openalex.org/W2125692303","https://openalex.org/W2136836299","https://openalex.org/W2137861476","https://openalex.org/W2180955215","https://openalex.org/W2231354642","https://openalex.org/W2510949177","https://openalex.org/W2955479062"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2617666058","https://openalex.org/W2787237207","https://openalex.org/W2033989103","https://openalex.org/W2148462217","https://openalex.org/W2411759562","https://openalex.org/W1596690381","https://openalex.org/W2981406251","https://openalex.org/W2520965597"],"abstract_inverted_index":{"The":[0,129,140,187],"clock":[1,21,34,50,65,81,88,103,111,124],"networks":[2],"of":[3,31,63,79,97,109,118,163,183,195],"modern":[4],"circuits":[5,198],"must":[6],"be":[7,160],"able":[8],"to":[9,85,101,122,152,170,201],"operate":[10],"in":[11,40,144],"multiple":[12,15,64],"corners":[13,42],"and":[14,113,135],"modes":[16],"(MCMM).":[17],"Earlier":[18],"studies":[19],"on":[20,28,56,68],"network":[22,35,99,120],"synthesis":[23],"for":[24,192],"MCMM":[25,197],"designs":[26],"focus":[27],"the":[29,69,72,80,87,92,94,98,102,110,115,119,123,172,206],"legalization":[30],"an":[32,166],"initial":[33],"that":[36,53,77,191],"has":[37],"timing":[38],"violations":[39],"different":[41],"or":[43],"modes.":[44,174],"We":[45],"propose":[46],"a":[47,57,136,145,193],"mode":[48,127],"reconfigurable":[49],"tree":[51],"(MRCT)":[52],"is":[54,74,83,105,126,131,142,168],"based":[55],"correct-by-construction":[58],"approach.":[59],"An":[60],"MRCT":[61,73,141],"consists":[62],"trees.":[66],"Depending":[67],"active":[70],"mode,":[71],"reconfigured":[75],"such":[76],"one":[78],"trees":[82],"activated":[84],"deliver":[86],"signal.":[89],"To":[90],"limit":[91],"overhead,":[93],"bottom":[95],"part":[96,117],"(closer":[100,121],"sinks)":[104],"shared":[106],"among":[107],"all":[108],"trees,":[112],"only":[114],"top":[116],"source)":[125],"reconfigurable.":[128],"reconfiguration":[130],"realized":[132],"using":[133],"or-gates":[134],"single":[137],"one-input-multiple-output":[138],"demultiplexer.":[139],"constructed":[143],"bottom-up":[146],"fashion":[147],"by":[148,179],"iteratively":[149],"merging":[150],"subtrees":[151,158],"form":[153],"larger":[154],"subtrees.":[155],"When":[156],"two":[157],"cannot":[159],"merged":[161],"because":[162],"mode-incompatible":[164],"constraints,":[165],"or-gate":[167],"inserted":[169],"separate":[171],"incompatible":[173],"Corner-incompatible":[175],"constraints":[176],"are":[177],"resolved":[178],"reducing":[180],"safety":[181],"margins":[182],"appropriate":[184],"skew":[185],"constraints.":[186],"experimental":[188],"results":[189],"show":[190],"set":[194],"synthesized":[196],"with":[199],"715":[200],"13;":[202],"216":[203],"sequential":[204],"elements,":[205],"proposed":[207],"approach":[208],"can":[209],"achieve":[210],"high":[211],"yield.":[212]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}