{"id":"https://openalex.org/W2107750539","doi":"https://doi.org/10.1145/2744769.2744801","title":"Area-efficient pipelining for FPGA-targeted high-level synthesis","display_name":"Area-efficient pipelining for FPGA-targeted high-level synthesis","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2107750539","doi":"https://doi.org/10.1145/2744769.2744801","mag":"2107750539"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033038201","display_name":"Ritchie Zhao","orcid":"https://orcid.org/0000-0003-1656-9165"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ritchie Zhao","raw_affiliation_strings":["Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110774377","display_name":"Mingxing Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingxing Tan","raw_affiliation_strings":["Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030894829","display_name":"Steve Dai","orcid":"https://orcid.org/0000-0002-5045-1964"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Dai","raw_affiliation_strings":["Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037210004","display_name":"Zhiru Zhang","orcid":"https://orcid.org/0000-0002-0778-0308"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiru Zhang","raw_affiliation_strings":["Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033038201"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":2.9685,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.91121859,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7865852117538452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7823679447174072},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7499786615371704},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.738616943359375},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6936821341514587},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5841317176818848},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5708708763122559},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47194546461105347},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4707116484642029},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4522911608219147},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4337528347969055},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.41704124212265015},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38341468572616577},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31022217869758606},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23653486371040344},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08437943458557129},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08166790008544922},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07499313354492188}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7865852117538452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7823679447174072},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7499786615371704},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.738616943359375},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6936821341514587},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5841317176818848},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5708708763122559},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47194546461105347},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4707116484642029},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4522911608219147},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4337528347969055},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.41704124212265015},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38341468572616577},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31022217869758606},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23653486371040344},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08437943458557129},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08166790008544922},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07499313354492188},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2744769.2744801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.711.5676","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.711.5676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csl.cornell.edu/%7Emingxing/papers/DAC15_zhao.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.718.7487","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.718.7487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.csl.cornell.edu/%7Ezhiruz/pdfs/pipemap-dac2015.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5234322357","display_name":null,"funder_award_id":"1453378, 1337240","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1905608265","https://openalex.org/W1984866458","https://openalex.org/W1985457698","https://openalex.org/W1996464317","https://openalex.org/W2018055497","https://openalex.org/W2025617772","https://openalex.org/W2030287398","https://openalex.org/W2048460338","https://openalex.org/W2061230651","https://openalex.org/W2071189607","https://openalex.org/W2073137766","https://openalex.org/W2075198393","https://openalex.org/W2085884196","https://openalex.org/W2091452063","https://openalex.org/W2100171050","https://openalex.org/W2104451751","https://openalex.org/W2105715355","https://openalex.org/W2110085199","https://openalex.org/W2122078405","https://openalex.org/W2123412205","https://openalex.org/W2159352256","https://openalex.org/W2166029537","https://openalex.org/W2171775842"],"related_works":["https://openalex.org/W3149594966","https://openalex.org/W4246197519","https://openalex.org/W4239300123","https://openalex.org/W4251323573","https://openalex.org/W4252245464","https://openalex.org/W2155289750","https://openalex.org/W4239162060","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2117956479"],"abstract_inverted_index":{"Traditional":[0],"techniques":[1],"for":[2,8,26,71,118,132],"pipeline":[3,68,107],"scheduling":[4,69],"in":[5,96],"high-level":[6,73],"synthesis":[7,74],"FPGAs":[9],"assume":[10],"an":[11,61],"additive":[12],"delay":[13,98],"model":[14],"where":[15,36],"each":[16],"operation":[17,28],"incurs":[18],"a":[19,23,37,46,79,119,127],"pre-characterized":[20],"delay.":[21,58],"While":[22],"good":[24],"approximation":[25],"some":[27],"types,":[29],"this":[30,84],"fails":[31],"to":[32,45,91,126],"consider":[33],"technology":[34],"mapping,":[35],"group":[38],"of":[39,57,64,104,121],"logic":[40],"operations":[41],"can":[42],"be":[43],"mapped":[44],"single":[47],"look-up":[48],"table":[49],"(LUT)":[50],"and":[51,100,106],"together":[52],"incur":[53],"one":[54],"LUT":[55],"worth":[56],"We":[59],"propose":[60],"exact":[62],"formulation":[63],"the":[65,93,102],"throughput-constrained,":[66],"mapping-aware":[67],"problem":[70],"FPGA-targeted":[72],"with":[75],"area":[76],"minimization":[77],"being":[78],"primary":[80],"objective.":[81],"By":[82],"taking":[83],"cross-layered":[85],"approach,":[86],"our":[87,112],"technique":[88],"is":[89],"able":[90],"mitigate":[92],"pessimism":[94],"inherent":[95],"static":[97],"estimates":[99],"reduce":[101],"usage":[103],"LUTs":[105],"registers.":[108],"Experimental":[109],"results":[110],"using":[111],"method":[113],"demonstrate":[114],"improved":[115],"resource":[116],"utilization":[117],"number":[120],"logic-intensive,":[122],"real-life":[123],"benchmarks":[124],"compared":[125],"state-of-the-art":[128],"commercial":[129],"HLS":[130],"tool":[131],"Xilinx":[133],"FPGAs.":[134]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}