{"id":"https://openalex.org/W2088039427","doi":"https://doi.org/10.1145/2744769.2744786","title":"A synthesis methodology for application-specific logic-in-memory designs","display_name":"A synthesis methodology for application-specific logic-in-memory designs","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2088039427","doi":"https://doi.org/10.1145/2744769.2744786","mag":"2088039427"},"language":"en","primary_location":{"id":"doi:10.1145/2744769.2744786","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003823095","display_name":"H. Ekin Sumbul","orcid":"https://orcid.org/0000-0001-6812-8033"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Ekin Sumbul","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074439216","display_name":"Kaushik Vaidyanathan","orcid":"https://orcid.org/0000-0002-2900-9186"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Vaidyanathan","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100834891","display_name":"Qiuling Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiuling Zhu","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062806943","display_name":"Franz Franchetti","orcid":"https://orcid.org/0000-0002-3529-8973"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Franz Franchetti","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033242808","display_name":"Larry Pileggi","orcid":"https://orcid.org/0000-0002-8605-8240"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Larry Pileggi","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electrical & Computer Engineering Department, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7594834566116333},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5896141529083252},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5874291658401489},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4894784688949585},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.47555893659591675},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.472775936126709},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.42564627528190613},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.423921674489975},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.413895845413208},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35668298602104187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3394283056259155},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14502742886543274},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13188043236732483},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11273491382598877}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7594834566116333},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5896141529083252},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5874291658401489},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4894784688949585},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.47555893659591675},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.472775936126709},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.42564627528190613},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.423921674489975},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.413895845413208},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35668298602104187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3394283056259155},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14502742886543274},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13188043236732483},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11273491382598877},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2744769.2744786","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2744769.2744786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 52nd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4283956430","display_name":null,"funder_award_id":"HR0011-13-2-0007","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W26556108","https://openalex.org/W2024818089","https://openalex.org/W2071208935","https://openalex.org/W2088115909","https://openalex.org/W2094332102","https://openalex.org/W2117477421","https://openalex.org/W2123625967","https://openalex.org/W2128767249","https://openalex.org/W2130328129","https://openalex.org/W2134237243","https://openalex.org/W2136268150","https://openalex.org/W2139268034"],"related_works":["https://openalex.org/W2039093878","https://openalex.org/W4251323573","https://openalex.org/W4252245464","https://openalex.org/W4246197519","https://openalex.org/W2997345848","https://openalex.org/W2992319512","https://openalex.org/W2120397377","https://openalex.org/W2139569078","https://openalex.org/W3143008962","https://openalex.org/W4252227487"],"abstract_inverted_index":{"For":[0],"deeply":[1],"scaled":[2],"digital":[3],"integrated":[4],"systems,":[5],"the":[6,18,25,44],"power":[7,19],"required":[8],"for":[9,21,54,65,93,138],"transporting":[10],"data":[11,52],"between":[12],"memory":[13,32,45],"and":[14,30,90,102,112,134],"logic":[15,29,42],"can":[16,115],"exceed":[17],"needed":[20],"computation,":[22],"thereby":[23],"limiting":[24],"efficacy":[26],"of":[27,100],"synthesizing":[28],"compiling":[31],"independently.":[33],"Logic-in-Memory":[34],"(LiM)":[35],"architectures":[36,103],"address":[37],"this":[38,84,127],"challenge":[39],"by":[40],"embedding":[41],"within":[43,118],"block":[46],"to":[47,104],"perform":[48],"basic":[49],"operations":[50],"on":[51],"locally":[53],"specific":[55],"functions.":[56],"While":[57],"custom":[58],"smart":[59],"memories":[60],"have":[61],"been":[62,81],"successfully":[63],"constructed":[64],"various":[66],"applications,":[67],"a":[68,88,130,139],"fully":[69],"automated":[70],"LiM":[71,94],"synthesis":[72,96,121],"flow":[73],"enables":[74],"architectural":[75],"exploration":[76],"that":[77,97],"has":[78],"heretofore":[79],"not":[80],"possible.":[82],"In":[83],"paper":[85,128],"we":[86],"present":[87],"tool":[89],"design":[91],"methodology":[92],"physical":[95,120],"performs":[98],"co-design":[99],"algorithms":[101],"explore":[105],"system":[106],"level":[107],"trade-offs.":[108],"The":[109],"resulting":[110],"layouts":[111],"timing":[113],"models":[114],"be":[116],"incorporated":[117],"any":[119],"tool.":[122],"Silicon":[123],"results":[124],"shown":[125],"in":[126],"demonstrate":[129],"250x":[131],"performance":[132],"improvement":[133],"310x":[135],"energy":[136],"savings":[137],"data-intensive":[140],"application":[141],"example.":[142]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}