{"id":"https://openalex.org/W2039581774","doi":"https://doi.org/10.1145/2742060.2742120","title":"Delay, Power and Energy Tradeoffs in Deep Voltage-scaled FPGAs","display_name":"Delay, Power and Energy Tradeoffs in Deep Voltage-scaled FPGAs","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W2039581774","doi":"https://doi.org/10.1145/2742060.2742120","mag":"2039581774"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742120","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048903710","display_name":"Monther Abusultan","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Monther Abusultan","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatri","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048903710"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57984974,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.728880763053894},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6219201683998108},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5837771892547607},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5548059344291687},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5207769274711609},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5108832716941833},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.49864888191223145},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4906531870365143},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48439890146255493},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44370776414871216},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4273951053619385},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.425253689289093},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.41773465275764465},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28320586681365967},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27334970235824585},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10908082127571106},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10528036952018738}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.728880763053894},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6219201683998108},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5837771892547607},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5548059344291687},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5207769274711609},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5108832716941833},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.49864888191223145},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4906531870365143},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48439890146255493},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44370776414871216},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4273951053619385},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.425253689289093},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.41773465275764465},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28320586681365967},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27334970235824585},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10908082127571106},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10528036952018738},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742120","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W151254120","https://openalex.org/W1524957862","https://openalex.org/W1585913023","https://openalex.org/W1604136049","https://openalex.org/W1989227777","https://openalex.org/W2006097283","https://openalex.org/W2008694370","https://openalex.org/W2020697137","https://openalex.org/W2021574550","https://openalex.org/W2030765577","https://openalex.org/W2076729972","https://openalex.org/W2127936519","https://openalex.org/W2132114163","https://openalex.org/W2133079932","https://openalex.org/W2141454925","https://openalex.org/W2149516331","https://openalex.org/W2151015077","https://openalex.org/W2157024459","https://openalex.org/W2614475470"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W1966764473","https://openalex.org/W2152533674","https://openalex.org/W2580743037","https://openalex.org/W2098419840","https://openalex.org/W2142702094","https://openalex.org/W2114346412","https://openalex.org/W1892158000","https://openalex.org/W2526300902","https://openalex.org/W2766377030"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,89,100],"circuit-level":[6],"analysis":[7],"of":[8,27,46,53,108],"deep":[9],"voltage-scaled":[10],"FPGAs,":[11],"which":[12,78],"operate":[13,114],"from":[14,86],"full":[15],"supply":[16],"to":[17,40,61,113],"sub-threshold":[18],"voltages.":[19],"The":[20],"logic":[21,83,117],"as":[22,24],"well":[23],"the":[25,28,33,41,47,69,80,106,116],"interconnect":[26,81,119],"FPGA":[29,48,73],"are":[30,49,59,84],"modeled":[31],"at":[32],"circuit":[34,54],"level,":[35],"and":[36,44,71,82,118,122],"their":[37],"relative":[38],"contribution":[39],"delay,":[42],"power":[43,98],"energy":[45,70],"studied":[50,60],"by":[51],"means":[52],"simulations.":[55],"Three":[56],"representative":[57],"designs":[58],"explore":[62],"these":[63],"design":[64,74,103],"trade-offs.":[65],"We":[66],"conclude":[67],"that":[68],"delay-minimal":[72],"is":[75,99,111],"one":[76],"in":[77,94],"both":[79,115],"curtailed":[85],"scaling":[87],"below":[88],"fixed":[90],"voltage":[91],"(about":[92],"550mV":[93],"our":[95],"experiments).":[96],"If":[97],"more":[101],"important":[102],"factor":[104],"(at":[105],"cost":[107],"delay),":[109],"it":[110],"beneficial":[112],"between":[120],"300mV":[121],"800mV.":[123]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}