{"id":"https://openalex.org/W2062906857","doi":"https://doi.org/10.1145/2742060.2742106","title":"The Bit-Nibble-Byte MicroEngine (BnB) for Efficient Computing on Short Data","display_name":"The Bit-Nibble-Byte MicroEngine (BnB) for Efficient Computing on Short Data","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W2062906857","doi":"https://doi.org/10.1145/2742060.2742106","mag":"2062906857"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742106","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076654998","display_name":"Dilip Vasudevan","orcid":"https://orcid.org/0000-0003-0931-309X"},"institutions":[{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]},{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dilip Vasudevan","raw_affiliation_strings":["University of Chicago, Chicago, IL, USA","University of Chicago , Chicago, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I40347166","https://openalex.org/I39422238"]},{"raw_affiliation_string":"University of Chicago , Chicago, IL, USA","institution_ids":["https://openalex.org/I40347166"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085538238","display_name":"Andrew A. Chien","orcid":"https://orcid.org/0000-0002-1204-206X"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]},{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew A. Chien","raw_affiliation_strings":["University of Chicago, Chicago, IL, USA","University of Chicago , Chicago, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I40347166","https://openalex.org/I39422238"]},{"raw_affiliation_string":"University of Chicago , Chicago, IL, USA","institution_ids":["https://openalex.org/I40347166"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076654998"],"corresponding_institution_ids":["https://openalex.org/I39422238","https://openalex.org/I40347166"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69478237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8327442407608032},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.7764589786529541},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6882358193397522},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.627851128578186},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.5439534187316895},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.41174134612083435},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32496005296707153},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17911383509635925},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1312565803527832},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.10253989696502686}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8327442407608032},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.7764589786529541},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6882358193397522},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.627851128578186},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.5439534187316895},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41174134612083435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32496005296707153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17911383509635925},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1312565803527832},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.10253989696502686},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742106","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7778100690","display_name":null,"funder_award_id":"HR0011-13-2-0014","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1981220134","https://openalex.org/W2061587924","https://openalex.org/W2138146350","https://openalex.org/W2150909864","https://openalex.org/W2153236055","https://openalex.org/W2162639668"],"related_works":["https://openalex.org/W4240253816","https://openalex.org/W3096456556","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2020341030","https://openalex.org/W2749133591","https://openalex.org/W121858127","https://openalex.org/W2367473450","https://openalex.org/W23346600"],"abstract_inverted_index":{"Energy":[0],"is":[1,97],"a":[2,26,59,68,87,106],"critical":[3],"challenge":[4],"in":[5,84],"computing":[6],"performance.":[7],"Due":[8],"to":[9,128],"\"word":[10],"size":[11],"creep\"":[12],"from":[13],"modern":[14],"CPUs":[15],"are":[16],"inefficient":[17],"for":[18,110,122],"short-data":[19],"element":[20],"processing.":[21],"We":[22,31,64],"propose":[23],"and":[24,42,55,79,83,93,102,118,132],"evaluate":[25,65],"new":[27],"microarchitecture":[28],"called":[29],"\"Bit-Nibble-Byte\"(BnB).":[30],"describe":[32],"our":[33],"design":[34,70],"which":[35],"includes":[36],"both":[37,100],"long":[38],"fixed":[39],"point":[40],"vectors":[41],"as":[43,45],"well":[44],"novel":[46],"variable":[47],"length":[48],"instructions.":[49],"Together,":[50],"these":[51],"features":[52],"provide":[53],"energy":[54,119],"performance":[56,116],"benefits":[57,120],"on":[58,99],"wide":[60],"range":[61],"of":[62,71,89],"applications.":[63],"BnB":[66],"with":[67,86,105,135],"detailed":[69],"5":[72],"vector":[73],"sizes":[74],"(128,256,512,1024,2048)":[75],"mapped":[76],"into":[77],"32nm":[78],"7nm":[80],"transistor":[81],"technologies,":[82],"combination":[85],"variety":[88],"memory":[90],"systems":[91],"(DDR3":[92],"HMC).":[94],"The":[95],"evaluation":[96],"based":[98],"handwritten":[101],"compiled":[103,136],"code":[104],"custom":[107],"compiler":[108],"built":[109],"BnB.":[111],"Our":[112],"results":[113],"include":[114],"significant":[115],"(19x-252x)":[117],"(5.6x-140.7x)":[121],"short":[123],"bit-field":[124],"operations":[125],"typically":[126],"assumed":[127],"require":[129],"hardwired":[130],"accelerators":[131],"large-scale":[133],"applications":[134],"code.":[137]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}