{"id":"https://openalex.org/W2063779099","doi":"https://doi.org/10.1145/2742060.2742103","title":"Novel Designs of Embedded Hybrid Cells for High Performance Memory Circuits","display_name":"Novel Designs of Embedded Hybrid Cells for High Performance Memory Circuits","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W2063779099","doi":"https://doi.org/10.1145/2742060.2742103","mag":"2063779099"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742103","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Fabrizio Lombardi","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032076594","display_name":"Wei Wei","orcid":"https://orcid.org/0009-0002-9368-3463"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei Wei","raw_affiliation_strings":["Noetheastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Noetheastern University, Boston, MA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009094960","display_name":"Kazuteru Namba","orcid":"https://orcid.org/0000-0002-8316-7281"},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuteru Namba","raw_affiliation_strings":["Chiba University, Chiba, Japan"],"affiliations":[{"raw_affiliation_string":"Chiba University, Chiba, Japan","institution_ids":["https://openalex.org/I159385669"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001979328"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58174113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7191816568374634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.693913459777832},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6234133839607239},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.6074992418289185},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5886284112930298},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5857022404670715},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5515435338020325},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5445648431777954},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5440584421157837},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5419316291809082},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5012462139129639},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4769253134727478},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4699958264827728},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4680003523826599},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4440220296382904},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43276816606521606},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.43056559562683105},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38809046149253845},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3477821946144104},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.32346129417419434},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2569740116596222},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19278410077095032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.160602867603302},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15342402458190918},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14943870902061462}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7191816568374634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.693913459777832},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6234133839607239},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.6074992418289185},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5886284112930298},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5857022404670715},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5515435338020325},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5445648431777954},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5440584421157837},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5419316291809082},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5012462139129639},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4769253134727478},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4699958264827728},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4680003523826599},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4440220296382904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43276816606521606},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.43056559562683105},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38809046149253845},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3477821946144104},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.32346129417419434},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2569740116596222},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19278410077095032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.160602867603302},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15342402458190918},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14943870902061462},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742103","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1491237044","https://openalex.org/W1980364632","https://openalex.org/W1990637901","https://openalex.org/W1996224929","https://openalex.org/W1997233562","https://openalex.org/W2018111008","https://openalex.org/W2025535306","https://openalex.org/W2033811947","https://openalex.org/W2054990631","https://openalex.org/W2079825333","https://openalex.org/W2084073363","https://openalex.org/W2084950024","https://openalex.org/W2114429886","https://openalex.org/W2141068710","https://openalex.org/W2144308571","https://openalex.org/W3103339143","https://openalex.org/W3147067924"],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W1030357071","https://openalex.org/W4232117715","https://openalex.org/W2171888576","https://openalex.org/W1494152240","https://openalex.org/W4238754064","https://openalex.org/W2903040985","https://openalex.org/W2063779099","https://openalex.org/W3006048143","https://openalex.org/W2546565930"],"abstract_inverted_index":{"Memory":[0,30,36,106],"design":[1],"has":[2,15,50],"radically":[3],"changed":[4],"in":[5,42,80,113,123],"the":[6,10,20,43,46,75,99,114,172],"last":[7],"few":[8],"years;":[9],"emergence":[11],"of":[12,23,77,134],"new":[13],"technologies":[14,79],"further":[16],"improved":[17],"performance":[18,64],"and":[19,32,95,158],"traditional":[21],"separation":[22],"storage":[24,112],"levels":[25],"between":[26],"Static":[27],"Random":[28,34,104],"Access":[29,35,105],"(SRAM)":[31],"Dynamic":[33],"(DRAM)":[37],"is":[38,68,89,108,169],"not":[39],"viable":[40],"as":[41,71,110,136,149,151,182,184],"past.":[44],"Recently,":[45],"embedded":[47,115],"DRAM":[48],"(eDRAM)":[49],"been":[51],"proposed":[52,90,122,173],"for":[53],"cache":[54],"utilization":[55,76],"to":[56,61,74,98,131,138,153],"improve":[57],"density":[58],"while":[59],"attempting":[60],"retain":[62],"high":[63],"operations;":[65],"this":[66,84,124],"scheme":[67,88],"often":[69],"referred":[70],"hybrid":[72,87,180],"due":[73],"different":[78],"a":[81,86,185],"memory.":[82],"In":[83],"paper,":[85],"by":[91],"adding":[92],"non-volatile":[93,111],"features":[94,140],"related":[96,137],"circuits":[97],"SRAM/eDRAM;":[100],"an":[101],"Oxide":[102],"Resistive":[103],"(RRAM)":[107],"utilized":[109],"memory":[116,119,189],"circuit.":[117],"Different":[118],"cells":[120,181],"are":[121,127,166],"manuscript;":[125],"they":[126],"evaluated":[128],"with":[129],"respect":[130],"circuit-level":[132],"figures":[133],"merit":[135],"operational":[139],"(read,":[141],"write,":[142],"static":[143],"noise":[144],"margin,":[145],"power":[146],"delay":[147],"product)":[148],"well":[150,183],"tolerance":[152],"event":[154],"upsets":[155],"(critical":[156],"charge)":[157],"variations.":[159],"Extensive":[160],"simulation":[161],"results":[162],"using":[163],"nanometric":[164],"PTMs":[165],"provided.":[167],"It":[168],"shown":[170],"that":[171],"designs":[174],"offer":[175],"substantial":[176],"improvements":[177],"over":[178],"previous":[179],"conventional":[186],"NAND":[187],"Flash":[188],"cell.":[190]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}