{"id":"https://openalex.org/W1984952836","doi":"https://doi.org/10.1145/2742060.2742100","title":"Optimizing VMIN of ROM Arrays Without Loss of Noise Margin","display_name":"Optimizing VMIN of ROM Arrays Without Loss of Noise Margin","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W1984952836","doi":"https://doi.org/10.1145/2742060.2742100","mag":"1984952836"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742100","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050189943","display_name":"Avijit Chakraborty","orcid":"https://orcid.org/0000-0002-1875-4957"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avijit Chakraborty","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089529732","display_name":"D.M.H. Walker","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.M.H. Walker","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11003371,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"397","last_page":"402"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.7184479832649231},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.696990966796875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.689460813999176},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6274669170379639},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5423726439476013},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5155446529388428},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5121962428092957},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43007326126098633},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3900231122970581},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35229405760765076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3378818929195404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29270410537719727},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2264380156993866},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17641940712928772}],"concepts":[{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.7184479832649231},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.696990966796875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.689460813999176},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6274669170379639},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5423726439476013},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5155446529388428},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5121962428092957},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43007326126098633},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3900231122970581},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35229405760765076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3378818929195404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29270410537719727},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2264380156993866},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17641940712928772},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742100","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2303216345","display_name":"SHF: Small: High Quality Test and Post-Silicon Validation of System-On-Chip Integrated Circuits","funder_award_id":"1117982","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1552759158","https://openalex.org/W1792362277","https://openalex.org/W2008347610","https://openalex.org/W2016713874","https://openalex.org/W2025613532","https://openalex.org/W2078111180","https://openalex.org/W2131393126","https://openalex.org/W2143813374","https://openalex.org/W2168093769","https://openalex.org/W2171922263","https://openalex.org/W3148792909"],"related_works":["https://openalex.org/W2382258274","https://openalex.org/W2949566546","https://openalex.org/W2055499991","https://openalex.org/W3206711179","https://openalex.org/W1831276183","https://openalex.org/W2352166889","https://openalex.org/W2154145758","https://openalex.org/W2110839220","https://openalex.org/W2131531464","https://openalex.org/W3174071739"],"abstract_inverted_index":{"The":[0,35,77],"minimum":[1],"voltage":[2],"of":[3,57,69],"operation":[4],"(Vmin)":[5],"for":[6,24],"memory":[7,33],"arrays":[8],"often":[9],"limits":[10],"the":[11,46,53,58,67,74],"lowest":[12],"system":[13],"operating":[14],"voltage.":[15],"This":[16,61],"paper":[17],"introduces":[18],"a":[19,25,30,97],"novel":[20],"read":[21,31,81],"assist":[22,39,78],"topology":[23,79],"domino-based":[26],"evaluation":[27,47],"architecture":[28],"in":[29,49,96],"only":[32],"(ROM).":[34],"implementation":[36,62],"incorporates":[37],"an":[38],"pull-down":[40,55],"(PD)":[41],"device,":[42],"which":[43],"activates":[44],"during":[45],"phase":[48],"order":[50],"to":[51,94],"increase":[52],"effective":[54],"strength":[56],"bit":[59,75],"cells.":[60,76],"maintains":[63],"Vmin":[64],"without":[65],"increasing":[66],"size":[68],"pull":[70],"down":[71],"devices":[72],"inside":[73],"improves":[80],"delay":[82],"by":[83],"11-30%":[84],"and":[85],"increases":[86],"noise":[87],"margin.":[88],"Area":[89],"overhead":[90],"can":[91],"be":[92],"limited":[93],"27%":[95],"typical":[98],"ROM.":[99]},"counts_by_year":[],"updated_date":"2026-08-06T08:24:18.245995","created_date":"2025-10-10T00:00:00"}