{"id":"https://openalex.org/W2044822819","doi":"https://doi.org/10.1145/2742060.2742094","title":"Lookup Table Based Discrete Gate Sizing for Delay Minimization with Modified Elmore Delay Model","display_name":"Lookup Table Based Discrete Gate Sizing for Delay Minimization with Modified Elmore Delay Model","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W2044822819","doi":"https://doi.org/10.1145/2742060.2742094","mag":"2044822819"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742094","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045862396","display_name":"Jiani Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiani Xie","raw_affiliation_strings":["Syracuse University, Syracuse, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syracuse University, Syracuse, NY, USA","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051025709","display_name":"C.Y. Roger Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.Y. Roger Chen","raw_affiliation_strings":["Syracuse University, Syracuse, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syracuse University, Syracuse, NY, USA","institution_ids":["https://openalex.org/I70983195"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I70983195"],"apc_list":null,"apc_paid":null,"fwci":0.4118,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52670407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8281111717224121},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7471782565116882},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.7294138073921204},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7204944491386414},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6415039300918579},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5569985508918762},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.46008846163749695},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4460255205631256},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42610400915145874},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.40328386425971985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38942500948905945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17148691415786743},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1231401264667511}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8281111717224121},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7471782565116882},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.7294138073921204},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7204944491386414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6415039300918579},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5569985508918762},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.46008846163749695},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4460255205631256},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42610400915145874},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.40328386425971985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38942500948905945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17148691415786743},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1231401264667511},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742094","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W258481170","https://openalex.org/W1974368829","https://openalex.org/W1984588379","https://openalex.org/W2011799310","https://openalex.org/W2097749440","https://openalex.org/W2110294554","https://openalex.org/W2123384017","https://openalex.org/W2130675388","https://openalex.org/W2131729827","https://openalex.org/W2139344695","https://openalex.org/W2139899398","https://openalex.org/W2141907973","https://openalex.org/W2172629440","https://openalex.org/W2787523326","https://openalex.org/W4231119589","https://openalex.org/W4232963603"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W2145535176","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W1570180536","https://openalex.org/W4229446324","https://openalex.org/W2158805860"],"abstract_inverted_index":{"Gate":[0],"sizing":[1,28,85],"is":[2,35,70],"one":[3],"of":[4,44,62,115,118],"the":[5,13,21,41,59,113,116],"most":[6],"important":[7],"techniques":[8,86],"for":[9],"circuit":[10],"optimization.":[11],"Over":[12],"years,":[14],"Elmore":[15],"delay":[16,55],"model":[17,24,68],"(EDM)":[18],"has":[19],"been":[20],"predominant":[22],"timing":[23,45,60],"used":[25],"in":[26,39],"gate":[27,54,84],"due":[29],"to":[30,73],"its":[31],"simplicity.":[32],"However,":[33],"EDM":[34,82],"no":[36],"longer":[37],"effective":[38],"meeting":[40],"increasing":[42],"demand":[43],"accuracy.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50],"propose":[51],"a":[52,67],"new":[53],"model,":[56],"which":[57,69],"characterizes":[58],"information":[61],"lookup":[63,109],"tables":[64],"and":[65,75],"creates":[66],"mathematically":[71],"similar":[72],"EDM,":[74],"can":[76,99],"be":[77],"easily":[78],"incorporated":[79],"into":[80],"well-known":[81],"based":[83,107],"using":[87],"Lagrangian":[88],"Relaxation":[89],"(LR)":[90],"with":[91],"minor":[92],"modifications.":[93],"Experimental":[94],"data":[95],"show":[96],"that":[97],"it":[98],"produce":[100],"even":[101],"better":[102],"results":[103],"than":[104],"those":[105],"directly":[106],"on":[108],"tables,":[110],"while":[111],"keeping":[112],"benefit":[114],"simplicity":[117],"EDM.":[119]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}