{"id":"https://openalex.org/W2071959909","doi":"https://doi.org/10.1145/2742060.2742093","title":"Layout Characterization and Power Density Analysis for Shorted-Gate and Independent-Gate 7nm FinFET Standard Cells","display_name":"Layout Characterization and Power Density Analysis for Shorted-Gate and Independent-Gate 7nm FinFET Standard Cells","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W2071959909","doi":"https://doi.org/10.1145/2742060.2742093","mag":"2071959909"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742093","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069335234","display_name":"Tiansong Cui","orcid":"https://orcid.org/0000-0002-4195-8181"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tiansong Cui","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115565922","display_name":"Bowen Chen","orcid":"https://orcid.org/0000-0002-0023-3248"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bowen Chen","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651386","display_name":"Yanzhi Wang","orcid":"https://orcid.org/0000-0002-8324-7425"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanzhi Wang","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065681916","display_name":"Shahin Nazarian","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shahin Nazarian","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069335234"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.9864,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79189944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"33","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7140600085258484},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.7027785181999207},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6306493878364563},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5441908836364746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5108194351196289},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4679272174835205},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45144009590148926},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.43468767404556274},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.42093661427497864},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3966648578643799},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36484917998313904},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3265698254108429},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13394543528556824}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7140600085258484},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.7027785181999207},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6306493878364563},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5441908836364746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5108194351196289},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4679272174835205},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45144009590148926},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.43468767404556274},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.42093661427497864},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3966648578643799},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36484917998313904},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3265698254108429},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13394543528556824},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742093","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1764670589","https://openalex.org/W1965242084","https://openalex.org/W1993743221","https://openalex.org/W1994098334","https://openalex.org/W1998525920","https://openalex.org/W1998949326","https://openalex.org/W2004590961","https://openalex.org/W2010635096","https://openalex.org/W2035020547","https://openalex.org/W2035224686","https://openalex.org/W2040903933","https://openalex.org/W2049498569","https://openalex.org/W2096562756","https://openalex.org/W2105874609","https://openalex.org/W2106542123","https://openalex.org/W2113118270","https://openalex.org/W2128573740","https://openalex.org/W2131905059","https://openalex.org/W2135405837","https://openalex.org/W2142796540","https://openalex.org/W2145765216","https://openalex.org/W2148217519","https://openalex.org/W2150952982","https://openalex.org/W2503940140","https://openalex.org/W2544630804","https://openalex.org/W4252820003","https://openalex.org/W6660943656","https://openalex.org/W6675997704","https://openalex.org/W6679579633"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2588941787","https://openalex.org/W2909211499","https://openalex.org/W3119688974","https://openalex.org/W2060067973","https://openalex.org/W4321519815","https://openalex.org/W2762653771","https://openalex.org/W2946075430","https://openalex.org/W1967469573"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,133],"power":[4,77,103,137],"density":[5,78,104],"analysis":[6],"is":[7,35,84,110],"presented":[8],"for":[9,44,72,95,139],"7nm":[10,80,107],"FinFET":[11,73,81,108],"technology":[12,82,93],"node":[13,83,94],"based":[14],"on":[15],"both":[16,57],"shorted-gate":[17,58],"(SG)":[18],"and":[19,47,59,86],"independent-gate":[20,60,140],"(IG)":[21],"standard":[22,32,61],"cells":[23,62],"operating":[24],"in":[25],"multiple":[26],"supply":[27],"voltage":[28],"regimes.":[29],"A":[30],"Liberty-formatted":[31],"cell":[33],"library":[34],"established":[36],"by":[37],"selecting":[38],"the":[39,45,76,89,102,121,129],"appropriate":[40],"number":[41],"of":[42,50,56,79,105,116,136],"fins":[43],"pull-up":[46],"pull-down":[48],"networks":[49],"each":[51,106],"logic":[52],"cell.":[53],"The":[54],"layout":[55,69],"are":[63],"then":[64],"characterized":[65],"according":[66],"to":[67],"lambda-based":[68],"design":[70],"rules":[71],"devices.":[74],"Finally,":[75],"analyzed":[85],"compared":[87],"with":[88],"45":[90],"nm":[91],"CMOS":[92,118],"different":[96],"circuits.":[97],"Experimental":[98,124],"result":[99,125],"shows":[100,127],"that":[101,115,128],"circuit":[109,119],"3-20":[111],"times":[112],"larger":[113],"than":[114],"45nm":[117],"under":[120],"spacer-defined":[122],"technology.":[123],"also":[126],"back-gate":[130],"signal":[131],"enables":[132],"better":[134],"control":[135],"consumption":[138],"FinFETs.":[141]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}