{"id":"https://openalex.org/W1999924508","doi":"https://doi.org/10.1145/2742060.2742092","title":"Clock Skew Scheduling in the Presence of Heavily Gated Clock Networks","display_name":"Clock Skew Scheduling in the Presence of Heavily Gated Clock Networks","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W1999924508","doi":"https://doi.org/10.1145/2742060.2742092","mag":"1999924508"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742092","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012129149","display_name":"Weicheng Liu","orcid":"https://orcid.org/0000-0002-6561-026X"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Weicheng Liu","raw_affiliation_strings":["Stony Brook University, Stony Brook, NY, USA"],"affiliations":[{"raw_affiliation_string":"Stony Brook University, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061262597","display_name":"Emre Salman","orcid":"https://orcid.org/0000-0001-6538-6803"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emre Salman","raw_affiliation_strings":["Stony Brook University, Stony Brook, NY, USA"],"affiliations":[{"raw_affiliation_string":"Stony Brook University, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033656893","display_name":"Can Sitik","orcid":"https://orcid.org/0000-0003-0056-2137"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Can Sitik","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012129149"],"corresponding_institution_ids":["https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66400168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"47","issue":null,"first_page":"283","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9469169974327087},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.9059079885482788},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.867588996887207},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8153362274169922},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.787672758102417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6977471113204956},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6504067778587341},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6283884644508362},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5027484893798828},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.49811530113220215},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4850856363773346},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.4793066084384918},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.47505852580070496},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4675793945789337},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37762048840522766},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3729172348976135},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33899009227752686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27841371297836304},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.18355700373649597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15870675444602966},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15439766645431519},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1099250316619873},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08844736218452454}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9469169974327087},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.9059079885482788},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.867588996887207},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8153362274169922},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.787672758102417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6977471113204956},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6504067778587341},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6283884644508362},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5027484893798828},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.49811530113220215},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4850856363773346},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.4793066084384918},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.47505852580070496},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4675793945789337},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37762048840522766},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3729172348976135},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33899009227752686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27841371297836304},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.18355700373649597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15870675444602966},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15439766645431519},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1099250316619873},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08844736218452454},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742092","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G8674216277","display_name":null,"funder_award_id":"2013-TJ-2449, 2013-TJ-2450","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W601886942","https://openalex.org/W1511469799","https://openalex.org/W1875554762","https://openalex.org/W1949438111","https://openalex.org/W1976157380","https://openalex.org/W2011778848","https://openalex.org/W2040807843","https://openalex.org/W2093660707","https://openalex.org/W2096283348","https://openalex.org/W2099989103","https://openalex.org/W2100332326","https://openalex.org/W2135347849","https://openalex.org/W2137310043","https://openalex.org/W2137807823","https://openalex.org/W2143629014","https://openalex.org/W2146068626","https://openalex.org/W2146353829","https://openalex.org/W2157485453","https://openalex.org/W2549082795","https://openalex.org/W2752885492","https://openalex.org/W3145128584","https://openalex.org/W6675126288"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2617666058","https://openalex.org/W2787237207","https://openalex.org/W2033989103","https://openalex.org/W2148462217","https://openalex.org/W2411759562","https://openalex.org/W1596690381","https://openalex.org/W2981406251","https://openalex.org/W2520965597"],"abstract_inverted_index":{"Clock":[0],"skew":[1,28,62],"scheduling":[2,29,63],"is":[3,53,72,118],"a":[4,40],"common":[5],"and":[6,49,78,83],"well":[7],"known":[8],"technique":[9],"to":[10,58,98,130],"improve":[11],"the":[12,19,22,86,107,121,124,127],"performance":[13],"of":[14,126],"sequential":[15],"circuits":[16,65,90],"by":[17,111],"exploiting":[18],"mismatches":[20],"in":[21,55,64,102],"data":[23],"path":[24],"delays.":[25],"Existing":[26],"clock":[27,37,42,46,61,68,92,103,112],"techniques,":[30],"however,":[31],"cannot":[32],"effectively":[33],"consider":[34],"heavily":[35],"gated":[36,67],"networks":[38],"where":[39],"local":[41],"tree":[43],"exists":[44],"between":[45],"gating":[47],"cells":[48],"registers.":[50],"A":[51,114],"methodology":[52,71],"proposed":[54,128],"this":[56],"paper":[57],"efficiently":[59],"achieve":[60],"with":[66,91],"networks.":[69],"The":[70,94],"implemented":[73],"via":[74],"both":[75],"linear":[76],"programming":[77],"constraint":[79],"graph":[80],"based":[81],"approaches,":[82],"evaluated":[84],"using":[85],"largest":[87],"ISCAS'89":[88],"benchmark":[89],"gating.":[93,113],"results":[95],"demonstrate":[96],"up":[97],"approximately":[99],"21%":[100],"reduction":[101],"period":[104],"while":[105],"maintaining":[106],"power":[108],"savings":[109],"achieved":[110],"conventional":[115],"design":[116],"flow":[117],"used":[119],"for":[120],"experiments,":[122],"demonstrating":[123],"applicability":[125],"algorithms":[129],"automation.":[131]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}