{"id":"https://openalex.org/W2080438712","doi":"https://doi.org/10.1145/2742060.2742073","title":"A Novel Framework for Temperature Dependence Aware Clock Skew Scheduling","display_name":"A Novel Framework for Temperature Dependence Aware Clock Skew Scheduling","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W2080438712","doi":"https://doi.org/10.1145/2742060.2742073","mag":"2080438712"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742073","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112420841","display_name":"Mineo Kaneko","orcid":null},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Mineo Kaneko","raw_affiliation_strings":["Japan Advanced Institute of Science and Technology, Nomi-shi, Ishikawa, Japan"],"affiliations":[{"raw_affiliation_string":"Japan Advanced Institute of Science and Technology, Nomi-shi, Ishikawa, Japan","institution_ids":["https://openalex.org/I177738480"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112420841"],"corresponding_institution_ids":["https://openalex.org/I177738480"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06860494,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"367","last_page":"372"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7799431681632996},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6926531791687012},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6069837808609009},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5730462074279785},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5510285496711731},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.5040827989578247},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4769110679626465},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4288100302219391},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35041725635528564},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.33077937364578247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2736528813838959},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16306060552597046},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12883061170578003},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0774259865283966}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7799431681632996},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6926531791687012},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6069837808609009},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5730462074279785},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5510285496711731},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.5040827989578247},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4769110679626465},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4288100302219391},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35041725635528564},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.33077937364578247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2736528813838959},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16306060552597046},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12883061170578003},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0774259865283966},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742073","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W140934983","https://openalex.org/W1511469799","https://openalex.org/W1558331362","https://openalex.org/W1964142798","https://openalex.org/W2011778848","https://openalex.org/W2074179528","https://openalex.org/W2114834460","https://openalex.org/W2136006926","https://openalex.org/W2141923369","https://openalex.org/W2157133114","https://openalex.org/W2160913524","https://openalex.org/W2167945639","https://openalex.org/W2171658874","https://openalex.org/W3092521657","https://openalex.org/W3172772885"],"related_works":["https://openalex.org/W2116259070","https://openalex.org/W2163318442","https://openalex.org/W2123512677","https://openalex.org/W4232019485","https://openalex.org/W4327499872","https://openalex.org/W2164834710","https://openalex.org/W2128528443","https://openalex.org/W2028052815","https://openalex.org/W2066822161","https://openalex.org/W1866979339"],"abstract_inverted_index":{"Temperature":[0],"is":[1,33,49,52,78,112],"one":[2],"of":[3,7,30,40,46,70,122],"the":[4,41,91,94,109,120,156,173],"major":[5],"sources":[6],"delay":[8],"variations":[9],"which":[10,51,98,171],"may":[11],"cause":[12],"timing":[13,175],"violations.":[14],"In":[15],"this":[16],"paper,":[17],"an":[18,37],"approach":[19,150],"to":[20,59,108,119],"temperature":[21,47,62,72,82,96,123,130,138,158,163],"aware":[22,124],"clock":[23,133],"skew":[24,88,169],"scheduling":[25,89,170],"for":[26],"a":[27,55,60,68,86,102,136,161,167],"general":[28],"class":[29,69],"sequential":[31],"circuits":[32,145],"proposed.":[34],"At":[35],"first,":[36],"alternative":[38],"interpretation":[39],"affine":[42],"type":[43],"(linear":[44],"model)":[45],"dependency":[48],"shown,":[50],"not":[53,79],"merely":[54],"\"linearized\"":[56],"model":[57],"applicable":[58,118],"limited":[61,80],"range,":[63,139],"but":[64],"it":[65],"can":[66,99,116],"cover":[67],"nonlinear":[71],"dependency,":[73],"and":[74,93],"hence":[75],"its":[76],"applicability":[77],"in":[81,101,155],"range.":[83],"After":[84],"that,":[85],"graph-theoretic":[87],"considering":[90],"lower":[92],"upper":[95,129,157],"bounds,":[97],"work":[100],"polynomial":[103],"time":[104],"complexity":[105],"with":[106,166],"respect":[107],"circuit":[110],"size,":[111],"derived.":[113],"This":[114],"framework":[115],"be":[117],"variants":[121],"optimizations,":[125],"such":[126],"as":[127],"maximizing":[128,132],"bound,":[131],"frequency":[134],"under":[135],"given":[137],"etc.":[140],"Experiments":[141],"using":[142],"ISCAS'89":[143],"benchmark":[144],"show":[146],"us":[147],"that":[148],"our":[149],"achieves":[151],"maximum":[152],"70%":[153],"improvement":[154],"range":[159],"(in":[160],"linear":[162],"scale)":[164],"compared":[165],"conventional":[168],"maximizes":[172],"minimum":[174],"slack.":[176]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}