{"id":"https://openalex.org/W2047737410","doi":"https://doi.org/10.1145/2742060.2742065","title":"Multi Replica Bitline Delay Technique for Variation Tolerant Timing of SRAM Sense Amplifiers","display_name":"Multi Replica Bitline Delay Technique for Variation Tolerant Timing of SRAM Sense Amplifiers","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W2047737410","doi":"https://doi.org/10.1145/2742060.2742065","mag":"2047737410"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013842248","display_name":"Samira Ataei","orcid":null},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Samira Ataei","raw_affiliation_strings":["Oklahoma State University, Stillwater, OK, USA"],"affiliations":[{"raw_affiliation_string":"Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033770307","display_name":"James E. Stine","orcid":"https://orcid.org/0000-0001-8767-390X"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Stine","raw_affiliation_strings":["Oklahoma State University, Stillwater, OK, USA"],"affiliations":[{"raw_affiliation_string":"Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013842248"],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.83539443,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79600883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.9008169174194336},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8710439801216125},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.8168917894363403},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6158146262168884},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5809075236320496},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.548560619354248},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5332030653953552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5072507262229919},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4758714735507965},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.43739375472068787},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.42405325174331665},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41647422313690186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34522685408592224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2423945665359497},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1828419268131256}],"concepts":[{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.9008169174194336},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8710439801216125},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.8168917894363403},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6158146262168884},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5809075236320496},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.548560619354248},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5332030653953552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5072507262229919},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4758714735507965},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.43739375472068787},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.42405325174331665},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41647422313690186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34522685408592224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2423945665359497},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1828419268131256},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2742060.2742065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1633471522","https://openalex.org/W1855483721","https://openalex.org/W1980970064","https://openalex.org/W2066274996","https://openalex.org/W2097399506","https://openalex.org/W2100483769","https://openalex.org/W2107909712","https://openalex.org/W2111701388","https://openalex.org/W2127190809","https://openalex.org/W2140823559","https://openalex.org/W2142718365","https://openalex.org/W2157506332","https://openalex.org/W2164967515","https://openalex.org/W2166243422","https://openalex.org/W4256611051","https://openalex.org/W4256618650"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2029990318","https://openalex.org/W2127348582","https://openalex.org/W2601845499","https://openalex.org/W2119312496","https://openalex.org/W2117344730","https://openalex.org/W2136142653","https://openalex.org/W2107909712"],"abstract_inverted_index":{"Timing":[0],"variation":[1,11,76],"of":[2,12,44,53],"sense":[3,62],"amplifier":[4,63],"enable":[5],"(SAE)":[6],"attributable":[7],"to":[8,26,58],"the":[9,28],"random":[10],"transistor":[13],"threshold":[14],"Voltage":[15],"is":[16,55,77],"reduced":[17,78],"by":[18],"a":[19,41],"novel":[20],"Multi":[21,37],"Replica":[22],"Bitline":[23],"Delay":[24],"technique":[25],"provide":[27],"best":[29],"tracking":[30],"with":[31,40],"process":[32],"variations":[33],"for":[34,61],"SRAM":[35],"applications.":[36],"replica":[38,45],"bitline":[39],"sufficient":[42],"count":[43],"cells":[46],"are":[47],"utilized":[48],"in":[49,67],"parallel":[50],"and":[51],"delay":[52],"RBLs":[54],"added":[56],"together":[57],"generate":[59],"timing":[60,75],"(SA).":[64],"Simulation":[65],"results":[66],"IBM":[68],"65nm":[69],"CMOS":[70],"technology":[71],"show":[72],"that":[73],"50%":[74],"at":[79],"1.0V":[80],"supply":[81],"Voltage.":[82]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}