{"id":"https://openalex.org/W2240976812","doi":"https://doi.org/10.1145/2738053","title":"A New Memory-Disk Integrated System with HW Optimizer","display_name":"A New Memory-Disk Integrated System with HW Optimizer","publication_year":2015,"publication_date":"2015-05-11","ids":{"openalex":"https://openalex.org/W2240976812","doi":"https://doi.org/10.1145/2738053","mag":"2240976812"},"language":"en","primary_location":{"id":"doi:10.1145/2738053","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2738053","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2738053","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/2738053","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042991167","display_name":"Do-Heon Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Do-Heon Lee","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037359200","display_name":"Su-Kyung Yoon","orcid":"https://orcid.org/0000-0001-9824-7236"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Su-Kyung Yoon","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021124164","display_name":"Jung-Geun Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Geun Kim","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069608160","display_name":"Charles Weems","orcid":"https://orcid.org/0000-0002-8535-0258"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles C. Weems","raw_affiliation_strings":["University of Massachusetts, Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032646530","display_name":"Shin\u2010Dug Kim","orcid":"https://orcid.org/0000-0002-2642-6662"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shin-Dug Kim","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6355,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.9015544,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"12","issue":"2","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8539082407951355},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.7262105941772461},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6363950371742249},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.59538733959198},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5426443815231323},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5345155000686646},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5109802484512329},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.5065373182296753},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4893169105052948},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.47489848732948303},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4702383875846863},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.46737900376319885},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4435180425643921},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.43478164076805115},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4199954569339752},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.38873496651649475},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.37958747148513794},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.3775010108947754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8539082407951355},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.7262105941772461},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6363950371742249},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.59538733959198},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5426443815231323},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5345155000686646},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5109802484512329},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.5065373182296753},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4893169105052948},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.47489848732948303},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4702383875846863},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.46737900376319885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4435180425643921},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.43478164076805115},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4199954569339752},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.38873496651649475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37958747148513794},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.3775010108947754}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2738053","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2738053","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2738053","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/2738053","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2738053","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2738053","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321314","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2240976812.pdf","grobid_xml":"https://content.openalex.org/works/W2240976812.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W1964056440","https://openalex.org/W1964363228","https://openalex.org/W1966192252","https://openalex.org/W1973735988","https://openalex.org/W1983148437","https://openalex.org/W1989660200","https://openalex.org/W2002047226","https://openalex.org/W2010540152","https://openalex.org/W2016839924","https://openalex.org/W2022372008","https://openalex.org/W2027670729","https://openalex.org/W2036853599","https://openalex.org/W2041588416","https://openalex.org/W2048588974","https://openalex.org/W2097414765","https://openalex.org/W2101791918","https://openalex.org/W2102449048","https://openalex.org/W2102617114","https://openalex.org/W2122004371","https://openalex.org/W2135393827","https://openalex.org/W2137934097","https://openalex.org/W2145021036","https://openalex.org/W2147539449","https://openalex.org/W2166446045","https://openalex.org/W2171724053","https://openalex.org/W2528171966","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1575240748","https://openalex.org/W2047684617","https://openalex.org/W3180803030","https://openalex.org/W2096506606","https://openalex.org/W2145484885","https://openalex.org/W4389371524","https://openalex.org/W1975698617","https://openalex.org/W2316890442","https://openalex.org/W2143690511","https://openalex.org/W1591576069"],"abstract_inverted_index":{"Current":[0],"high-performance":[1],"computer":[2],"systems":[3],"utilize":[4],"a":[5,77,97,109,112,123,128,182,230,250,260,287],"memory":[6,27,38,75,79,87,104,130,150,213],"hierarchy":[7,80,289],"of":[8,25,45,67,73,122,175,192,203,273,286],"on-chip":[9],"cache,":[10],"main":[11,26,37,103,149,253,263],"memory,":[12,47],"and":[13,32,39,53,91,105,127,135,151,159,171,200,215,257],"secondary":[14,68,106],"storage":[15,41,69,107,153,255],"due":[16],"to":[17,55,61,137,164,228,280],"differences":[18],"in":[19,76,219],"device":[20,294],"characteristics.":[21,210],"Limiting":[22],"the":[23,36,40,102,165,169,173,220,239,271,274,292],"amount":[24],"causes":[28,82],"page":[29,89],"swap":[30],"operations":[31,154,163],"duplicates":[33],"data":[34,157,205],"between":[35],"device.":[42],"The":[43,117,141,196],"characteristics":[44,202],"next-generation":[46],"such":[48,85],"as":[49,86],"nonvolatility,":[50],"byte":[51],"addressability,":[52],"scaling":[54],"greater":[56],"capacity,":[57],"can":[58,146,160,223,242],"be":[59,281],"used":[60,188],"solve":[62],"these":[63,225],"problems.":[64],"Simple":[65],"replacement":[66],"with":[70,267],"new":[71],"forms":[72],"nonvolatile":[74,129],"traditional":[78,288],"still":[81],"typical":[83],"problems,":[84],"bottleneck,":[88],"swaps,":[90],"write":[92,162],"overhead.":[93],"Thus,":[94],"we":[95],"suggest":[96],"single":[98],"architecture":[99,119,241],"that":[100,189,238,285],"merges":[101],"into":[108],"system":[110,222,266],"called":[111,181],"Memory-Disk":[113],"Integrated":[114],"System":[115],"(MDIS).":[116],"MDIS":[118],"is":[120,187,190,278],"composed":[121,191],"virtually":[124,142,275],"decoupled":[125,143,276],"NVRAM":[126,144,277],"performance":[131,174],"optimizer":[132],"combining":[133],"hardware":[134,179,226],"software":[136],"support":[138,147,224],"this":[139,176],"system.":[140],"module":[145,180],"conventional":[148,251],"disk":[152,265],"logically":[155],"without":[156],"duplication":[158],"reduce":[161],"NVRAM.":[166],"To":[167],"increase":[168],"lifetime":[170,272],"optimize":[172],"NVRAM,":[177],"another":[178],"Nonvolatile":[183],"Performance":[184],"Optimizer":[185],"(NVPO)":[186],"four":[193],"small":[194],"buffers.":[195],"NVPO":[197],"exploits":[198],"spatial":[199],"temporal":[201],"static/dynamic":[204],"based":[206,290],"on":[207,291],"program":[208],"execution":[209,244],"Enhanced":[211],"virtual":[212],"management":[214],"address":[216],"translation":[217],"modules":[218],"operating":[221],"components":[227],"achieve":[229],"seamless":[231],"memory-storage":[232],"environment.":[233],"Our":[234],"experimental":[235],"results":[236],"show":[237],"proposed":[240],"improve":[243],"time":[245],"by":[246],"about":[247],"89%":[248],"over":[249,259],"DRAM":[252,268],"memory/HDD":[254,264],"system,":[256],"77%":[258],"state-of-the-art":[261],"PRAM":[262],"buffer.":[269],"Also,":[270],"estimated":[279],"40%":[282],"longer":[283],"than":[284],"same":[293],"technology.":[295]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}