{"id":"https://openalex.org/W2294522909","doi":"https://doi.org/10.1145/2738052","title":"Reliable Integrity Checking in Multicore Processors","display_name":"Reliable Integrity Checking in Multicore Processors","publication_year":2015,"publication_date":"2015-05-11","ids":{"openalex":"https://openalex.org/W2294522909","doi":"https://doi.org/10.1145/2738052","mag":"2294522909"},"language":"en","primary_location":{"id":"doi:10.1145/2738052","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2738052","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2738052","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/2738052","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041489874","display_name":"Arun K. Kanuparthi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arun Kanuparthi","raw_affiliation_strings":["Security Center of Excellence, Intel Corporation, Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Security Center of Excellence, Intel Corporation, Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059648257","display_name":"Ramesh Karri","orcid":"https://orcid.org/0000-0001-7989-5617"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Karri","raw_affiliation_strings":["New York University, Brooklyn, NY"],"affiliations":[{"raw_affiliation_string":"New York University, Brooklyn, NY","institution_ids":["https://openalex.org/I57206974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041489874"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.2943,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86702105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"12","issue":"2","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8448249101638794},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.695270299911499},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.695132315158844},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.536392331123352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5300628542900085},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.47148892283439636},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24020779132843018},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1793317198753357}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8448249101638794},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.695270299911499},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.695132315158844},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.536392331123352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5300628542900085},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.47148892283439636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24020779132843018},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1793317198753357},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2738052","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2738052","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2738052","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/2738052","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2738052","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2738052","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2294522909.pdf","grobid_xml":"https://content.openalex.org/works/W2294522909.grobid-xml"},"referenced_works_count":44,"referenced_works":["https://openalex.org/W155462409","https://openalex.org/W1500485546","https://openalex.org/W1595579786","https://openalex.org/W1788386172","https://openalex.org/W1864485850","https://openalex.org/W1894646615","https://openalex.org/W1896868715","https://openalex.org/W2029293935","https://openalex.org/W2052992577","https://openalex.org/W2088898213","https://openalex.org/W2091389859","https://openalex.org/W2094021188","https://openalex.org/W2097016043","https://openalex.org/W2097018539","https://openalex.org/W2098010707","https://openalex.org/W2100624635","https://openalex.org/W2100666033","https://openalex.org/W2108255910","https://openalex.org/W2112806752","https://openalex.org/W2119398524","https://openalex.org/W2126112620","https://openalex.org/W2126716774","https://openalex.org/W2131129639","https://openalex.org/W2131284883","https://openalex.org/W2131529479","https://openalex.org/W2139777941","https://openalex.org/W2147378257","https://openalex.org/W2148162182","https://openalex.org/W2151845324","https://openalex.org/W2153055408","https://openalex.org/W2156420172","https://openalex.org/W2162204334","https://openalex.org/W2163890539","https://openalex.org/W2170382128","https://openalex.org/W2180474751","https://openalex.org/W2745045259","https://openalex.org/W3030010127","https://openalex.org/W3150696551","https://openalex.org/W3182208082","https://openalex.org/W4232915056","https://openalex.org/W4233640696","https://openalex.org/W4251100134","https://openalex.org/W4251382119","https://openalex.org/W4300807510"],"related_works":["https://openalex.org/W2005635288","https://openalex.org/W1592982659","https://openalex.org/W2138574009","https://openalex.org/W4230680500","https://openalex.org/W2534461193","https://openalex.org/W2009873484","https://openalex.org/W4389500485","https://openalex.org/W2366237769","https://openalex.org/W1547865754","https://openalex.org/W2276000909"],"abstract_inverted_index":{"Security":[0],"and":[1,44,91,115,167,177],"reliability":[2,41,116],"have":[3,30,48,101],"become":[4],"important":[5],"concerns":[6],"in":[7,54,117,134],"the":[8,34,74,88,94,127,131,157,161],"design":[9],"of":[10,26,160],"computer":[11],"systems.":[12],"On":[13,33],"one":[14,145],"hand,":[15,36],"microarchitectural":[16,38],"enhancements":[17,39,57,76,90,173],"for":[18,22,40,113,170],"security":[19,56,75,89,96,114],"(such":[20],"as":[21,71],"dynamic":[23],"integrity":[24,123],"checking":[25],"code":[27,128],"at":[28],"runtime)":[29],"been":[31,50,102],"proposed.":[32,51],"other":[35,158],"independently,":[37],"to":[42,59,86,125,143,148],"detect":[43],"tolerate":[45],"natural":[46],"faults":[47],"also":[49],"A":[52],"fault":[53,79],"these":[55,105,141,171],"due":[58],"alpha":[60],"particles":[61],"or":[62],"aging":[63],"might":[64],"potentially":[65],"pass":[66],"off":[67],"maliciously":[68],"modified":[69],"instructions":[70],"safe,":[72],"rendering":[73],"useless.":[77],"Deliberate":[78],"attacks":[80,97],"by":[81,104],"attackers":[82],"can":[83,155],"be":[84],"launched":[85],"disable":[87],"then":[92,139],"launch":[93],"well-known":[95],"that":[98],"would":[99],"otherwise":[100],"detected":[103],"enhancements.":[106],"We":[107,138],"report":[108],"an":[109],"integrated":[110],"microarchitecture":[111],"support":[112],"multicore":[118,136],"processors.":[119],"Specifically,":[120],"we":[121],"add":[122],"checkers":[124,142,153],"protect":[126],"running":[129],"on":[130],"multiple":[132],"cores":[133],"a":[135],"processor.":[137],"adapt":[140],"check":[144,156],"another":[146],"periodically":[147],"ensure":[149],"reliable":[150],"operation.":[151],"These":[152],"naturally":[154],"parts":[159],"core.":[162],"The":[163],"average":[164],"performance,":[165],"power,":[166],"area":[168],"costs":[169],"security-reliability":[172],"are":[174],"6.42%,":[175],"0.73%,":[176],"0.53%,":[178],"respectively.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}