{"id":"https://openalex.org/W2079234664","doi":"https://doi.org/10.1145/2723772.2723773","title":"Runtime Support for Multiple Offload-Based Programming Models on Embedded Manycore Accelerators","display_name":"Runtime Support for Multiple Offload-Based Programming Models on Embedded Manycore Accelerators","publication_year":2015,"publication_date":"2015-02-08","ids":{"openalex":"https://openalex.org/W2079234664","doi":"https://doi.org/10.1145/2723772.2723773","mag":"2079234664"},"language":"en","primary_location":{"id":"doi:10.1145/2723772.2723773","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2723772.2723773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Workshop on Code Optimisation for Multi and Many Cores","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171920","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023224638","display_name":"Alessandro Capotondi","orcid":"https://orcid.org/0000-0001-8705-0761"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Capotondi","raw_affiliation_strings":["University of Bologna"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bologna","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078686831","display_name":"Germain Haugou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Germain Haugou","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["University of Bologna - ETH Zurich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bologna - ETH Zurich","institution_ids":["https://openalex.org/I35440088","https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University of Bologna - ETH Zurich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bologna - ETH Zurich","institution_ids":["https://openalex.org/I35440088","https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8777421116828918},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.5976324081420898},{"id":"https://openalex.org/keywords/runtime-system","display_name":"Runtime system","score":0.5856406688690186},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5561554431915283},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.514290988445282},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4841609597206116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47846150398254395},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.47508397698402405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45237645506858826},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44791871309280396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3829116225242615},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22763577103614807}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8777421116828918},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.5976324081420898},{"id":"https://openalex.org/C2780870223","wikidata":"https://www.wikidata.org/wiki/Q1004415","display_name":"Runtime system","level":2,"score":0.5856406688690186},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5561554431915283},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.514290988445282},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4841609597206116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47846150398254395},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.47508397698402405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45237645506858826},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44791871309280396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3829116225242615},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22763577103614807},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2723772.2723773","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2723772.2723773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 International Workshop on Code Optimisation for Multi and Many Cores","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/534057","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/534057","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171920","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171920","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2696532819","display_name":null,"funder_award_id":"291125","funder_id":"https://openalex.org/F4320334678","funder_display_name":"European Research Council"},{"id":"https://openalex.org/G8044843627","display_name":null,"funder_award_id":"611016","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"},{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W35325240","https://openalex.org/W143948075","https://openalex.org/W1974927420","https://openalex.org/W2011389593","https://openalex.org/W2022867993","https://openalex.org/W2023068795","https://openalex.org/W2098274770","https://openalex.org/W2102292411","https://openalex.org/W2109426995","https://openalex.org/W2126026097","https://openalex.org/W2137742016","https://openalex.org/W2142677441","https://openalex.org/W2156187359","https://openalex.org/W2176823226"],"related_works":["https://openalex.org/W3023876411","https://openalex.org/W2022477927","https://openalex.org/W123152114","https://openalex.org/W2097819797","https://openalex.org/W2226356789","https://openalex.org/W4312069186","https://openalex.org/W2085573357","https://openalex.org/W2143665235","https://openalex.org/W2031047992","https://openalex.org/W2094133266"],"abstract_inverted_index":{"Many":[0],"modern":[1],"high-end":[2],"embedded":[3],"systems":[4],"are":[5,50],"designed":[6],"as":[7],"heterogeneous":[8,175],"systems-on-chip":[9],"(SoCs),":[10],"where":[11,123],"a":[12,22,97,101,141,173],"powerful":[13],"general":[14],"purpose":[15],"multicore":[16],"host":[17,26],"processor":[18],"is":[19,136],"coupled":[20],"to":[21,54,75],"manycore":[23,90,103],"accelerator.":[24,91],"The":[25,115],"executes":[27],"legacy":[28],"applications":[29],"on":[30,140,172],"top":[31],"of":[32,88,110,120,160],"standard":[33],"operating":[34],"systems,":[35,58],"while":[36],"the":[37,63,68,86,89,107,121,161,168,177],"accelerator":[38,131],"runs":[39],"highly":[40],"parallel":[41],"code":[42],"kernels":[43],"within":[44],"those":[45],"applications.":[46],"Several":[47],"programming":[48,82,163],"models":[49],"currently":[51],"being":[52,62],"proposed":[53,169],"program":[55],"such":[56],"accelerator-based":[57],"OpenCL":[59,113],"and":[60,112,138],"OpenMP":[61,111],"most":[64],"relevant":[65],"examples.":[66],"In":[67,92],"near":[69],"future":[70],"it":[71],"will":[72],"be":[73,126],"common":[74],"have":[76],"multiple":[77],"applications,":[78],"coded":[79],"with":[80],"different":[81],"models,":[83],"concurrently":[84],"requiring":[85],"use":[87],"this":[93],"paper":[94],"we":[95],"present":[96],"runtime":[98,116,134,170],"system":[99,171],"for":[100,106,144],"cluster-based":[102],"accelerator,":[104],"optimized":[105],"concurrent":[108],"execution":[109],"kernels.":[114],"supports":[117],"spatial":[118],"partitioning":[119],"manycore,":[122],"clusters":[124],"can":[125],"grouped":[127],"into":[128,157],"several":[129],"\"virtual\"":[130],"instances.":[132],"Our":[133],"design":[135],"modular":[137],"relies":[139],"\"generic\"":[142],"component":[143],"resource":[145],"(cluster)":[146],"scheduling,":[147],"plus":[148],"\"specialized\"":[149],"components":[150],"which":[151],"efficiently":[152],"deploy":[153],"generic":[154],"offload":[155],"requests":[156],"an":[158],"implementation":[159],"target":[162],"model's":[164],"semantics.":[165],"We":[166],"evaluate":[167],"real":[174],"system,":[176],"STMicroelectronics":[178],"STHORM":[179],"development":[180],"board.":[181]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}