{"id":"https://openalex.org/W2029289373","doi":"https://doi.org/10.1145/2712386.2712393","title":"Effective communication for a system of cluster-on-a-chip processors","display_name":"Effective communication for a system of cluster-on-a-chip processors","publication_year":2015,"publication_date":"2015-01-28","ids":{"openalex":"https://openalex.org/W2029289373","doi":"https://doi.org/10.1145/2712386.2712393","mag":"2029289373"},"language":"en","primary_location":{"id":"doi:10.1145/2712386.2712393","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2712386.2712393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Sixth International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001901526","display_name":"Pablo Reble","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Pablo Reble","raw_affiliation_strings":["RWTH Aachen University, Aachen, Germany","RWTH-Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH-Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050707009","display_name":"Stefan Lankes","orcid":"https://orcid.org/0000-0003-4718-2238"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Lankes","raw_affiliation_strings":["RWTH Aachen University, Aachen, Germany","RWTH-Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH-Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002279044","display_name":"Fabian Fischer","orcid":"https://orcid.org/0009-0003-1761-2601"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fabian Fischer","raw_affiliation_strings":["RWTH Aachen University, Aachen, Germany","RWTH-Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH-Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108339675","display_name":"Matthias M\u00fcller","orcid":"https://orcid.org/0009-0005-8772-7775"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias S. M\u00fcller","raw_affiliation_strings":["RWTH Aachen University, Aachen, Germany","RWTH-Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH-Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001901526"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07293201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.837988018989563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8297981023788452},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6250787973403931},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4975292980670929},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49055951833724976},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.47698456048965454},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.47534677386283875},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46541357040405273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4633033871650696},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4513964056968689},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4127851128578186},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.39338594675064087},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3795643448829651},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.30098891258239746},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.25793206691741943},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21918943524360657},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07944732904434204}],"concepts":[{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.837988018989563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8297981023788452},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6250787973403931},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4975292980670929},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49055951833724976},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.47698456048965454},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.47534677386283875},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46541357040405273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4633033871650696},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4513964056968689},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4127851128578186},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.39338594675064087},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3795643448829651},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.30098891258239746},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.25793206691741943},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21918943524360657},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07944732904434204}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2712386.2712393","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2712386.2712393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Sixth International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:478349","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/478349","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PMAM 2015 : proceedings of the Sixth International Workshop on Programming Models and Applications for Multicores and Manycores : February 7-8, 2015, San Francisco Bay Area, USA / by Pavan Balaji; Minyi Guo; Zhiyi Huang, Ph. D.; Association for Computing Machinery<br/>6. International Workshop on Programming Models and Applications for Multicores and Manycores, PMAM '15, San Francisco, CA, USA, 2015-02-07 - 2015-02-08","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W299073999","https://openalex.org/W1529050802","https://openalex.org/W1560897251","https://openalex.org/W1963637299","https://openalex.org/W2017503457","https://openalex.org/W2042381780","https://openalex.org/W2052783747","https://openalex.org/W2059300917","https://openalex.org/W2096347072","https://openalex.org/W2112121929","https://openalex.org/W2133729606","https://openalex.org/W2154458184","https://openalex.org/W2406332351","https://openalex.org/W6631615826","https://openalex.org/W6922618384"],"related_works":["https://openalex.org/W2105141138","https://openalex.org/W2775238449","https://openalex.org/W1797968800","https://openalex.org/W4291186713","https://openalex.org/W1965261831","https://openalex.org/W2953079396","https://openalex.org/W2500568371","https://openalex.org/W1495085183","https://openalex.org/W3177447226","https://openalex.org/W2154458184"],"abstract_inverted_index":{"In":[0],"this":[1,21],"work,":[2],"we":[3,23],"analyze":[4,79],"efficient":[5],"communication":[6,71,84,95],"methods":[7],"for":[8,73],"a":[9,25,45],"grid":[10],"of":[11,17,64,82],"many-core":[12],"processors":[13],"in":[14],"the":[15,42,61],"absence":[16],"cache":[18],"coherence.":[19],"For":[20],"study,":[22],"build":[24],"multi-chip":[26],"processor":[27,38,48],"with":[28,49,99],"240":[29],"tightly":[30],"connected":[31],"cores":[32],"and":[33,68,86,96],"demonstrate":[34],"its":[35],"scalability.":[36],"This":[37],"is":[39],"based":[40],"on":[41],"Intel":[43],"SCC,":[44],"cluster-on-a-chip":[46],"research":[47,57],"48":[50],"non-coherent":[51],"memory":[52,76],"coupled":[53],"cores.":[54],"Our":[55],"new":[56,70],"system":[58],"virtually":[59],"extends":[60],"on-chip":[62,75],"network":[63],"multiple":[65],"SCC":[66],"systems":[67],"provides":[69],"functionality":[72],"direct":[74],"access.":[77],"We":[78],"access":[80],"patterns":[81],"different":[83],"schemes":[85],"apply":[87],"techniques":[88],"to":[89],"hide":[90],"latency,":[91],"such":[92],"as":[93],"offloading":[94],"software":[97],"caching":[98],"relaxed":[100],"consistency.":[101]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}