{"id":"https://openalex.org/W2075557986","doi":"https://doi.org/10.1145/2700835","title":"On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip\u2019s Internal Configuration Infrastructure","display_name":"On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip\u2019s Internal Configuration Infrastructure","publication_year":2015,"publication_date":"2015-10-27","ids":{"openalex":"https://openalex.org/W2075557986","doi":"https://doi.org/10.1145/2700835","mag":"2075557986"},"language":"en","primary_location":{"id":"doi:10.1145/2700835","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700835","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020622964","display_name":"Karel Heyse","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Karel Heyse","raw_affiliation_strings":["Ghent University, ELIS Department, Gent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, ELIS Department, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037348055","display_name":"Jente Basteleus","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Jente Basteleus","raw_affiliation_strings":["Ghent University, ELIS Department, Gent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, ELIS Department, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045333031","display_name":"Brahim Al Farisi","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Brahim Al Farisi","raw_affiliation_strings":["Ghent University, ELIS Department, Gent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, ELIS Department, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, ELIS Department, Gent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, ELIS Department, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022935050","display_name":"Oliver Kadlcek","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143063","display_name":"Maxeler Technologies (United Kingdom)","ror":"https://ror.org/05bm26z17","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210143063"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Oliver Kadlcek","raw_affiliation_strings":["Maxeler Technologies Ltd., London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Maxeler Technologies Ltd., London, UK","institution_ids":["https://openalex.org/I4210143063"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047866659","display_name":"Oliver Pell","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143063","display_name":"Maxeler Technologies (United Kingdom)","ror":"https://ror.org/05bm26z17","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210143063"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Oliver Pell","raw_affiliation_strings":["Maxeler Technologies Ltd., London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Maxeler Technologies Ltd., London, UK","institution_ids":["https://openalex.org/I4210143063"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3226,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60051478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":"1","first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8422982692718506},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8049885034561157},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7640795707702637},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6207181215286255},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6101420521736145},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4371013641357422},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4255502223968506},{"id":"https://openalex.org/keywords/address-bus","display_name":"Address bus","score":0.41620564460754395},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3689180016517639},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.35137519240379333}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8422982692718506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8049885034561157},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7640795707702637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6207181215286255},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6101420521736145},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4371013641357422},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4255502223968506},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.41620564460754395},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3689180016517639},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.35137519240379333}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2700835","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700835","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:archive.ugent.be:6838732","is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/6838732","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 1936-7406","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W194270005","https://openalex.org/W1025781617","https://openalex.org/W1517201990","https://openalex.org/W2048944807","https://openalex.org/W2068065898","https://openalex.org/W2102172561","https://openalex.org/W2149882772","https://openalex.org/W2164064042","https://openalex.org/W2183064252","https://openalex.org/W4239047192","https://openalex.org/W4285888934"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W4212945793","https://openalex.org/W2759209791","https://openalex.org/W1557584286","https://openalex.org/W2340647897","https://openalex.org/W2500205862","https://openalex.org/W1980283343","https://openalex.org/W4244800129","https://openalex.org/W2168764989"],"abstract_inverted_index":{"It":[0],"is":[1,34,67],"common":[2],"for":[3,103],"large":[4],"hardware":[5,44],"designs":[6],"to":[7,18,52,165],"have":[8,17],"a":[9,36,78,101,104,160],"number":[10,161],"of":[11,30,85,96,127,145,162],"registers":[12],"or":[13],"memories":[14,33],"whose":[15],"contents":[16],"be":[19,131],"changed":[20],"very":[21],"seldom":[22],"(e.g.,":[23],"only":[24,68],"at":[25,155],"startup).":[26],"The":[27],"conventional":[28,119],"way":[29],"accessing":[31],"these":[32,153,178],"through":[35],"low-speed":[37,105,120],"memory":[38,106,121],"bus.":[39],"This":[40],"bus":[41,107],"uses":[42],"valuable":[43],"resources,":[45],"introduces":[46],"long":[47],"global":[48,79],"connections,":[49],"and":[50,138,170,176],"contributes":[51],"routing":[53],"congestion.":[54],"Hence,":[55],"it":[56,66],"has":[57],"an":[58],"impact":[59],"on":[60,108],"the":[61,83,94,97,109,118,123,146,156,166],"overall":[62],"design":[63],"even":[64],"though":[65],"rarely":[69],"used.":[70],"A":[71],"Field-Programmable":[72],"Gate":[73],"Array":[74],"(FPGA)":[75],"already":[76],"contains":[77],"communication":[80],"mechanism":[81],"in":[82],"form":[84],"its":[86],"configuration":[87,98],"infrastructure.":[88],"In":[89],"this":[90,175],"article,":[91],"we":[92],"evaluate":[93],"use":[95],"infrastructure":[99,149,169],"as":[100],"replacement":[102],"Maxeler":[110],"HPC":[111],"platform.":[112],"We":[113,158],"find":[114],"that":[115,172],"by":[116,133,136],"removing":[117],"bus,":[122],"maximum":[124],"clock":[125],"frequency":[126],"some":[128],"applications":[129],"can":[130],"improved":[132],"8%.":[134],"Improvements":[135],"25%":[137],"more":[139,180],"are":[140],"also":[141],"attainable,":[142],"but":[143],"constraints":[144],"Xilinx":[147,167],"reconfiguration":[148,168],"prevent":[150],"fully":[151],"exploiting":[152],"benefits":[154],"moment.":[157],"present":[159],"possible":[163],"changes":[164],"tools":[171],"would":[173],"solve":[174],"make":[177],"results":[179],"widely":[181],"applicable.":[182]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}